HEWLETT-PACKARD

OPERATING AND SERVICE MANUAL

8111A PULSE/FUNCTION GENERATOR 20 MHz

(Including Option 001)

SERIAL NUMBERS

This manual applies directly to instrument with serial number 2051G00286 and higher. Any changes made in instruments having serial numbers higher than the above number will be found in a "Manual Changes" supplement supplied with this manual. Be sure to examine this supplement for any changes which apply to your instrument and record these changes in the manual. Backdating information for instruments with lower serial numbers can be found in Section 7 (yellow pages).

MANUAL PART NO. 08111-90001
MICROFICHE PART NO. 08111-95001

PRINTED: MAY 1982

COPYRIGHT AND DISCLAIMER NOTICE

HEWLETT PACKARD

MANUAL CHANGES

Manual for Model Number	8111A
Manual printed on	May 1982
Manual Part Number	08111-90001

Make all ERRATA corrections.

Check the following table for your instrument serial prefix/serial number and make the listed changes to your manual.

FOR REFERENCE PURPOSES ONLY

▶ New Item

Serial Prefix or Serial Number	Manual Changes
ERRATA	
2215G00436 and above	1
2215G00486 and above	1-2
2215G00536 and above	1-3
2215G00716 and above	1-4
2215G00776 and above	1-5
2215G00836 and above	1-6
2215G00866 and above	1-7

Page 2 does not apply to calibration ~~omitted~~

ERRATA

Page 1-0, Figure 1-1. Fuse details should read : F1 or F2

Page 1-0, Figure 1-2. Rack Mounting Flange Kit diagram, delete text: "Option 908".

Page 1-2, Table 1-1.

Change Sampling Scope type to Tek 7603

Change Service Accessories to read :

	Extender board	5060-5983	2x18 pin	T
Delete:	Extender board	08111-66580	2x25 pin short	T
Add:	Extender board	5061-2160	2x25 pin	T

Page 5-1, Section 5-2, an instruction is incorrect therefore:

Change: 2. Adjust A6R33....
to : 3. Adjust A6R33....

Page 5-2, Amplitude pre-adjustment, add instruction 9a:

9a Adjust A6R23 for symmetrical output waveform.

Page 5-5, THD Adjustment, change the following 8111A settings to read :

FREQUENCY (VERNIER) 3KHz

OUTPUT MODE..... SYM,NORM/COMPL as required.

Change instruction 20 details as follows :

20. Adjust A6R10/R17 for THD $<$ 1% for NORM and COMPL modes. Ensure that minimum difference exists between the corresponding harmonic values in each mode, i.e. the 2nd harmonic value in NORM should be as close as possible to the 2nd harmonic in COMPL etc.
A6R10 varies the 2nd harmonic. It should be $<$ -45 dB
A6R17 varies.....

Page 6-6, Figure 6-1. Frame Parts Diagram :

Delete reference A12R101, A12R102, A12R104

should read: R101, R102, R104

Page 6-7, Table 6-3. Replaceable Parts :

Add :	A40		08111-66540	DISPLAY-SWITCH BOARD
	R101		2100-3959	R-VAR 5K 20%
	R102		2100-3960	R-VAR 5K 20%
	R103		2100-3981	R-VAR 10K 10%
	R104		2100-3958	R-VAR 1K 5%
	R105		2100-3977	R-VAR 10K 20%
	S1	should read MP43	3101-0851	CAP PUSH BUTTON

ERRATA (Cont.)

Page 6-13 and 6-16, Table 6-3. Replaceable Parts :

NOTE: A10
A30(Opt.001) DS1 thru DS4 should read :
1990-0846 DISPLAY SET
(The diskrete displays are not separately available).

Page 6-14, Table 6-3. Replaceable Parts :

Delete: A12R101,102,104

Page 6-15, Table 6-3. Replaceable Parts :

Add:	A41(Opt.001)	08111-66541	DISPLAY-SWITCH BOARD
	S2	3101-1701	SWITCH TOGGLE SPDT

Page 1-3, "WAVEFORM CHARACTERISTICS" change the "SINE details
Page 4-7, SPECIFICATION to read :

OK

< 1% [-40 dB], (10 Hz - 99.9 KHz)
< 3% [-30 dB], (100KHz - 999 KHz)
may increase by 3 dB below 0°C-+10°C and +45°C-+55°C

Page 6-14, change the Table of Replaceable Parts to read :

A13S1	3101-2511	SWITCH-BTN LINE
A13S3	3101-2300	SWITCH-SLIDE

Delete: A12R101,102,104

ERRATA (Cont.)

Page 8-35, change the Diagram 4 to read :



Page 8-65, change the Diagram 9 to read :

U7A pin 14 should read pin 4.

RANGE CAPACITORS :

C6 should read C5
C7 should read C6
C8 should read C7

Page 8-26, change the component locator to read :



On grid location C3 and on REF DESIG Table below add R7.

MANUAL CHANGE 1

On Page 6-12; Table 6-3, Replaceable Parts :

Add :	A6R49	0757-0443	R-FXD 11K 1%
	A6R50	2100-3353	R-VAR 20K 0.5W
	A6R51	0757-0284	R-FXD 150 1%
	A6R52	0757-0442	R-FXD 10K 1%
	A6Q3	1853-0036	TRANSISTOR 2N3906

Change the associated schematic and layout drawings as shown on the diagrams included with this Manual Change Sheet. (Note A6R18)

Also, make the following text changes :

Page 5-1, section 5-2 Waveform pre-adjustments
Change instruction 3 to read :

3. Adjust A6R50 to its mid-position then adjust A6R33 for symetrical square wave output.

Page 5-4, Square Amplitude Adjustment, add instruction 5a:

5a Adjust A6R50 to its centre position.

Page 5-5, Sine Normal/Complement Error, add the following details to the end of instruction 30:

If difference > 100 mV, then adjust A6R50 for < 40 mV difference and repeat the procedure for Square Normal/Complement Error and Triangle Normal/Complement Error. Check again for minimum (> 100mV) difference Sine/Normal/Complement Error.

Delete: A6R7

A6 BD AY SHAPER 08111-66506 Part of Page 8-66.



MANUAL CHANGE 1 (Cont.)



PART OF FIGURE 5-2
PAGE 5-7

PART OF
SHAPER BOARD A6

10

8–71

MANUAL CHANGE 2

On Page 6-13, Replaceable Parts :

Add: A8L2 9170-0894 CORE MAGNETIC

Delete: A13MP5

On Page 8-77, change the Diagram to read :



MANUAL CHANGE 3

On Page 6-12 and 6-13, change the Table of Replaceable Parts to read :

A8C8,9	0160-3875	C-FXD 22PF 5% 200V
A8L2*	9170-0894	CORE MAGNETIC

MANUAL CHANGE 4

On Page 6-13, change the Table of Replaceable Parts to read :

A8Q6	1854-0784	TRANSISTOR NPN 2N3866A

MANUAL CHANGE 5

On Page 6-7, change the Table of Replaceable Parts to read :

MP27	5040-9323	KEY CAP GREY

On Page 6-14 and 6-16, change the Table of Replaceable Parts to read :

A11MP1-8	5040-9322	KEY CAP GREY
A12MP1-7	5040-9321	KEY CAP GREY

MANUAL CHANGE 6

On Page 6-12, change the Table of Replaceable PArts to read :

	A6Q1	1853-0075	TRANSISTOR DUAL SI PNP (replaces XSTR SEL PAIR Q1A and Q1B).
Add:	A6R53*	0698-7272	R-FXD 31.6K 1% .05W
	A6RT1*	0837-0035	THERMISTOR DISC 5K

On Page 8-66/8-71, change the Component Locator and Service Sheet 10 to read :





MANUAL CHANGE 7

On Page 6-7, change the Table of Replaceable Parts to read :

	F1	2110-0202	FUSE .5A
	F2	2110-0201	FUSE .25A

LIST OF CONTENTS

LIST OF TABLES

LIST OF ILLUSTRATIONS



POWER CORD

FUSE F1 375 mA F2 750 mA

Figure 1–1. 8111A and Supplied Accessories (Instrument shown with Option 001 fitted).



Rack Mounting Flange Kit
Option 908



Rack Mounting Adapter Kit



Bail Handle Kit



Lock Link Kit

Figure 1–2. Available Rack Mounting Accessories

SECTION I
GENERAL INFORMATION

1–1 INTRODUCTION

1–2 This Operating and Service Manual contains information required to install, operate, test, adjust and service the Hewlett-Packard Model 8111A. Figure 1–1 shows the mainframe and accessories supplied. This section covers instrument identification, description, accessories, specifications, and other basic information.

1–3 A Microfiche version of this manual is available on 4 x 6 inch microfilm transparencies (order number on title page). Each microfilm contains up to 60 photoduplicates of the manual pages. The microfiche package also includes the latest Manual Changes supplement as well as all pertinent Service Notes.

1–4 SPECIFICATIONS

1–5 Instrument specifications are listed in Table 1–2. These specifications are the performance standards or limits against which the instrument is tested.

1–6 SAFETY CONSIDERATIONS

1–7 The 8111A is a Safety Class 1 instrument (it has an exposed metal chassis that is directly connected to earth via the power supply cable). Before operation, the instrument and manual, including the red safety page, should be reviewed for safety markings and instructions. These must then be followed to ensure safe operation and to maintain the instrument in a safe condition.

1–8 INSTRUMENTS COVERED BY MANUAL

1–9 Attached to the rear of this instrument is a serial number plate (Figure 1–3). The first four digits of the serial number only change when there is a significant change to the instrument. The last five digits are assigned to instruments sequentially. The contents of this manual apply directly to the instrument serial number quoted on the title page. For instruments with lower serial numbers, refer to the backdating information in Section VII of this manual. For instruments with higher serial numbers, refer to the Manual Change sheets at the end of this manual. In addition to change information, the Manual Change sheets may contain information for correcting errors in the manual. To keep this manual as up-to-date and accurate as possible, Hewlett-Packard recommends that you periodically request the latest Manual Change supplement. The supplement for this manual is identified with the manual's print date and part number, both of which appear on this manual's title page. Complimentary copies of the supplement are available from Hewlett-Packard.

Figure 1–3. Serial Number Plate

1–10 DESCRIPTION

1–11 The 8111A is a 20 MHz, pulse/function generator suited to bench, production or service applications. It is available as either a standard instrument or, when fitted with option 001, as a pulse/function generator complete with counted burst mode capability. A carrying handle can be fitted and rackmounting adaptors are available.

1–12 The combination of front panel controls – pushbuttons and verniers – together with the digital display enables quick and easy setting up of complete waveforms with minimum (if any) requirement for additional test equipment.

1–13 8111A OPTIONS

1–14 **Option 001**. The standard 8111A can have its versatility further increased by the addition of option 001 which provides a counted burst mode capability. **Option 910** provides an extra copy of the Operating and Service Manual.

1–15 ACCESSORIES SUPPLIED

1–16 The 8111A is supplied complete with the following items:

ITEM	HP PART NUMBER
375 mA fuse for 220/240 V operation or, 750 mA fuse for 100/120 V operation	2110–0421 2110–0360
Power cable	See Figure 2–2

1–17 ACCESSORIES AVAILABLE

ITEM	HP PART NUMBER
Carrying handle - Bail Handle Kit	5061–2001
Rack mounting adaptors:	
Rack mounting flange and filler panel for rack mounting a single 8111A	5061–0072
Rack mounting flange	5061–0074
and lock link kit for rack mounting two 8111As	5061–0094

1–18 RECOMMENDED TEST EQUIPMENT

1–19 Equipment required to maintain the 8111A is listed in Table 1–1. Alternative equipment can be substituted provided that it meets or exceeds the critical specifications listed in the table.

Table 1–1. Recommended Test Equipment

INSTRUMENT	RECOMMENDED MODEL	REQUIRED CHARACTERISTICS	ADEQUATE SUBSITUTE	USE *
Counter	HP 5328A	20 MHz, Start/Stop	HP 5345A	P, A
DVM	HP 3455A	0.1 V–32 V, AC, DC	HP 3456A	P, A, T
Real Time Scope	HP 1740A	100 MHz Bandwidth	HP 1743A	P, A, T
Sampling Scope	Tek 760S with 7T11/7S11 and S–3A	Dual channel	HP 140A/ 1410A	P, A, T
Spectrum Analyzer or Distortion Analyzer	HP 3580A	1 kHz – 10 kHz		P, A
	HP 339A	1 kHz – 10 kHz	HP 3585A	P, A
Spectrum Analyzer	HP 181T 8557A	500 kHz – 20 MHz		P
Pulse Generator	HP 8012B	1 Hz – 20 MHz	HP 8011A	P, A
Logic Probe	HP 545A	TTL, CMOS		T
Logic Probe	HP 10525E	ECL		T
BNC 50 Ohm Term.	10100C	50 Ohm, 2 W, 1 % Feedthrough		
Power Supply	HP 6237B	0 – 20 V	HP 6205B	A
Service Accessory				
Extender board	5060–5983 or 2041	2x18 pin		A, T
Extender board	08111–66580	2x25 pin special		A, T

* P = Performance Test; A = Adjustments; T = Troubleshooting

Table 1–2. Specifications

SPECIFICATIONS

Specifications apply with 50 Ohm load resistance. Output levels double when driving into high impedance (up to 32 Vpp).
Specifications apply over the temperature range 0°C to 55°C.

WAVEFORMS

Sine, Triangle, Ramp, Square, Pulse, Haversine, Havertriangle

TIMING CHARACTERISTICS

Frequency
Range: 1.00 Hz to 20.0 MHz
Resolution: 3 digits
Accuracy: ± 5% of setting (10.0 Hz to 20.0 MHz)
(50% duty cycle) ± 10% of setting (1.00 Hz to 9.99 Hz)
Repeatability: Factor 2.5 better than accuracy
Jitter: < 0.1% + 50 ps
Stability: ± 0.2% (1 hour)
± 0.5% (24 hours)

Duty Cycle (sine, triangle, square)
Range: 10% to 90% (1 Hz to 999 kHz)
50% fixed (1 Hz to 20 MHz)
Resolution: 1%
Accuracy (1 Hz to 999 kHz): ± 1 digit, 50% fixed
± 3 digits, 20% to 80%
± 6 digits, 10% to 20% and 80% to 90%

Pulse Width
Range: 25 ns to 100 ms
Resolution: 3 digits
Accuracy: ± 5% of setting ± 2 ns
Repeatability: Factor 2.5 better than accuracy
Jitter: < 0.1% + 50 ps
Max. duty cycle: > 75% (1 Hz to 1 MHz), decreasing to > 50% at 20 MHz

OUTPUT CHARACTERISTICS

Output Impedance: 50 Ohm ± 5%. Reflection < 10%

Amplitude/Offset
Amplitude and offset are independently variable within the following two level windows.

Level window	± 80.0 mV	± 8.00V
Ampl. range	1.60 mVpp to 159.9 mVpp	0.160 Vpp to 16.00 Vpp
Ampl. resolution	3 1/2 digits	3 1/2 digits
Ampl. accuracy*	± 5% [0.45 dB]	± 5% [0.45 dB]
Ampl. repeatability	Factor 2.5 better than accuracy	
Offset range	0 to ± 80.0 mV	0 to ± 8.00V
Offset resolution	3 digits (best case 10 μV)	3 digits (best case 1 mV)
Offset accuracy	± 5% of setting ± 2% of amplitude ± 1 mV	± 5% of setting ± 2% of amplitude ± 20 mV
Offset repeatability	Factor 2.5 better than accuracy	

*The amplitude accuracy for sine and triangle is specified at 1 kHz. For other frequencies see the following flatness specifications.

Amplitude Flatness (50% duty cycle)	Sine	Triangle
1.00 Hz to 999 kHz	± 3% [0.26 dB]	± 3%
1.00 MHz to 20.0 MHz	± 10% [0.92 dB]	+ 10% / − 15%

WAVEFORM CHARACTERISTICS

Sine (normal mode, 50% duty cycle, symmetrical mode)
Total Harmonic Distortion (THD):
< 1% [-40 dB], (10 Hz - 99.9 kHz)
< 3% [-30 dB], (100 kHz - 999 kHz)
} may increase by 3 dB below 10°C.
Harmonic Signals: more than 26 dB below fundamental (1 MHz – 20 MHz) for amplitudes > 10 mVpp.

Triangle, Ramp
Non-linearity: < ± 1% (10 Hz to 999 kHz)
< ± 3% (1 Hz to 9.9 Hz and 100 kHz to 1 MHz)
(measured between 10% to 90% of amplitude)

Square, Pulse
Rise/Fall time: < 10 ns (10% to 90% of amplitude)
Pulse Perturbations: < ± 5% of amplitude (≥ 0.16 Vpp)
< ± 10% of amplitude (< 0.16 Vpp)

Output Modes
Switchselectable POSITIVE, NEGATIVE, SYMMETRICAL and NORMAL/COMPLEMENT output signal.

OPERATING MODES

Normal: Continuous waveform is generated
Trigger: Each input cycle generates a single output cycle
Gate: External signal enables oscillator. First output cycle synchronous with active trigger slope. Last cycle always completed.
VCO: External voltage linearly sweeps 2 full frequency decades. The actual frequency is displayed.
Modulation range: 1:100 with 0.1V to 10V
Modulation bandwidth: dc to 1 kHz
Burst: (Opt.001) Each input cycle generates a preprogrammed number (1 to 1999) of periods. Minimum time between bursts is 200 ns.

SUPPLEMENTARY PERFORMANCE CHARACTERISTICS

(Supplementary characteristics are intended to provide information useful in applying the instrument by giving non-warranted typical performance parameters).

Ext Input: Threshold Level: 1.4V fixed
Max input voltage: ± 20V
Sensitivity: 500 mVpp
Min pulse width: 25 ns
Input impedance: 10 kOhm
Trigger slope: positive

Start Phase: Adjustable from -90° to +90°.
Usable range may decrease to -90° to 0° at 20 MHz.
Haversine and Havertriangle can be generated.

Trigger Output: TTL compatible output signal.

Man: Simulates external input.

1 Cycle: Provides a single output period in TRIG, GATE and BURST mode.

GENERAL

Warm-up Time: 15 min to meet all specifications.
Environmental: Storage temperature: -40° C to 75° C
Operating temperature: 0° C to 55° C
Humidity range: 95% R.H., 0° C to 40° C
Power: 100/120/220/240 V rms + 5%, -10%, 48-440 Hz; 70 VA max.
Weight: Net 4.6 kg (10 lbs), Shipping 6.6 kg (15 lbs)
Dimensions: 89 mm high, 213 mm wide, 375 mm deep (3.5 x 8.4 x 14.8 in)

Options: 001 Counted Burst
910 Additional Operating & Service Manual (Part No: 08111-90001)

SECTION II
INSTALLATION

2–1 INTRODUCTION

2–2 This section provides installation instructions for the instrument and its accessories. It also includes information about initial inspection and damage claims, preparation for use, and packaging, storage and shipment.

2–3 INITIAL INSPECTION

2–4 Inspect the shipping container for damage. If the container or cushioning material is damaged, it should be kept until the contents of the shipment have been checked for completeness and the instrument has been checked mechanically and electrically. The contents of the shipment should be as shown in Figure 1–1 plus any accessories that were ordered with the instrument. Procedures for checking the electrical operation are given in Section 4. If the contents are incomplete, if there is a mechanical damage or defect, or if the instrument does not pass the operator's checks, notify the nearest Hewlett-Packard office. Keep the shipping materials for carrier's inspection. The HP office will arrange for repair or replacement without waiting for settlement.

2–5 PREPARATION FOR USE

WARNING

To avoid hazardous electrical shock, do not perform electrical tests when there are signs of shipping damage to any portion of the outer enclosure (covers, panels, meters).

2–6 Power Requirements

2–7 The instrument requires a power source of 100/120/220 or 240 Vrms (+5 % – 10 %) at a frequency of 48–440 Hz single phase. The maximum power consumption is 70 VA.

2–8 ⚠ Line Voltage Selection

CAUTION

BEFORE SWITCHING ON THIS INSTRUMENT make sure that the instrument is set to the local line voltage. The line voltage selector switches an be seen through the lefthand side of the instrument cover to the rear. The correct setting for the country of destination will have been made at the factory. The instrument power fuse is located behind a metal plate which can also be seen when the switches are viewed. To access the fuse and line selector switches, first DISCONNECT the power cord, then remove instrument top cover by releasing the captive securing screw at rear and sliding cover off. The fuse is accessed by removing the metal cover plate held by two securing screws (non-captive).

CAUTION

Do no change the LINE SELECTOR switch settings with the instrument on or with power connected to the rear panel.

2–9 Figure 2–1 provides information for line voltage and fuse selection:



Figure 2–1. Sliding Switches Positions for different Line Voltages

2–10 Power Cable

WARNING

To avoid the possibility of injury or death, the following precautions must be followed before the instrument is switched on:

a. If this instrument is to be energized via an autotransformer for voltage reduction, make sure that the common terminal is connected to the grounded pole of the power source.

b. The power cable plug shall only be inserted into a socket outlet provided with a protective ground contact. The protective action must not be negated by the use of an extension cord without a protective conductor.

c. Before switching on the instrument, the protective ground terminal of the instrument must be connected to a protective conductor of the power cable. This is verified by checking that the resistance between the instrument chassis and the front panel and the ground pin of the power cable plug is zero ohms.



Figure 2–2. Power Cables Available: Plug Identification

2–11 In accordance with international safety standards, this instrument is equipped with a three-wire power cable. When connected to an appropriate ac power receptacle, this cable grounds the instrument cabinet. The type of power cable shipped with each instrument depends on the country of destination. Refer to Figure 2–2 for the part number of the power cords available.

2–12 The following work should be carried out by a qualified electrician and all local electrical codes must be observed. If the plug on the cable supplied does not fit your power outlet, or if the cable is to be attached to a terminal block, then cut the cable at the plug end and re-wire it. The colour coding used in the cable will depend on the cable supplied (see Figure 2–2). If a new plug is to be connected, the plug should meet local safety requirements and include the following features:

adequate load-carrying capacity (see table of specifications in Section 1)

ground connection

cable clamp

2–13 Operating Environment

The operating temperature limits are 0°C to 55°C. The specifications also apply over this temperature range.

2–14 CLAIMS AND REPACKAGING

2–15 Claims for Damage

2–16 If physical damage is evident or if the instrument does not meet specification when received, notify the carrier and the nearest Hewlett-Packard Sales/Service Office. The Sales/Service Office will arrange for repair or replacement of the unit without waiting for settlement of the claim against the carrier.

2–17 Storage and Shipment

2–18 The instrument can be stored or shipped at temperatures between –40°C and 75°C. The instrument should be protected from temperature extremes which cause condensation within it.

2–19 If the instrument is to be shipped to a Hewlett-Packard Sales/Service Office, attach a tag showing owner, return address, model number and full serial number and the type of service required. The original shipping carton

and packaging material may be re-usable but the Hewlett-Packard Sales/Service Office will also provide information and recommendations on materials to be used if the original packing is not available or re-usable. General instructions for re-packing are as follows:

1. Wrap instrument in heavy paper or plastic.

2. Use strong shipping container. A double wall carton made of 200-pound test material is adequate.

3. Use enough shock-absorbing material (3 to 4-inch layer) around all sides of instrument to provide firm cushion and prevent movement inside container. Protect control panel with cardboard.

4. Seal shipping container securely.

5. Mark shipping container FRAGILE to encourage careful handling.

6. In any correspondance, refer to instrument by model number and serial number.

Fig 3-1
Sht 1 of 2

8111A PULSE/FUNCTION GENERATOR

Controls and Connectors (Option 001 fitted)



1 The pushbutton on the left-hand side of the front panel selects the operation mode. The selected mode is indicated by an LED. Each successive operation of the pushbutton changes the mode, starting from NORMAL, running through to BURST and back to NORMAL.

The operating modes are:

NORMAL – 8111A's internal rate generator free running

TRIGGER – trigger signal, either via EXT INPUT or toggle switch 5 initiates one output cycle

GATE – gate signal, either via EXT INPUT or toggle switch 5 initiates an output which is maintained as long as gate signal is present

VCO – signal applied to EXT INPUT determines the output frequency

BURST – (Option 001 only) a burst trigger either via the EXT INPUT or toggle switch initiates burst of output cycles

2 Function pushbuttons select one of 4 possible functions: sine, triangle, square or pulse.

3 LINE ON/OFF. Primary ac power switch.

4 EXT INPUT. Connector for external signal in TRIGGER, GATE, VCO and BURST (Option 001 only) modes.

5 1 CYCLE/MANUAL switch produces a single trigger pulse when switched to MAN in the TRIGGER, GATE and BURST modes or, initiates a single cycle when switched to 1 CYCLE.

6 START PHASE. Vernier control enables variation of output signal start phase with respect to external trigger, gate or burst signal.

7 50 % DUTY CYCLE indicator, either automatically selected when frequency in MHz range or manually by pushing DUTY CYCLE vernier in. Inoperative in pulse mode.

Figure 3–1. Controls and Connectors

Fig 3-1
Sht 2 of 2



8 9 10 & 11 Parameter select pushbuttons and corresponding vernier controls which enable display and variation of the required parameter. In BURST mode, both the FREQUENCY and DUTY/WIDTH buttons must be pushed in. In sine, triangle and squarewave modes, the DUTY/WIDTH button and associated vernier (when pulled out) enable duty cycle variation (vernier pushed in and LED on for 50 % duty cycle). In pulse mode, they enable pulse width variation.

12 TRIGGER OUTPUT. BNC connector providing a TTL compatible output signal.

13 OUTPUT. BNC connector providing signal output (50 ohm source impedance.

14 Output mode pushbuttons select POSitive or NEGative polarity, SYMmetrical (both buttons pushed or released) and normal or COMPLement output signal.

15 Amplitude and Offset attenuation controls. Pushbuttons select AMPlitude –20 dB, OFFset –20 dB and OUTPUT –40 dB attenuators.

16 BURST NO. Rocker switches which enable setting up of number of pulses in a burst (Opt. 001).

17 RANGE. Rocker switch enables range change of FREQUENCY or WIDTH parameters.

18 Unit indicator. Indicates unit of currently selected parameter.

19 Display. 3 1/2 digit LED display.

20 ERROR indicator. LED out of limits indicator for incompatible period/width ratio settings or external trigger/8111A frequency setting.

21 Line receptacle. Power Cord to be plugged in here. Chassis ground for operator protection provided through cord.

22 Line voltage select sliding switches to be set to local line voltage.

23 Fuse (under metal plate) protects instrument in case of current overload. 750 mA for 100/120 V operation, 375 mA for 220/240 V operation.

SECTION III
OPERATING INSTRUCTIONS

3–1 INTRODUCTION

3–2 The following sections describe the various operating modes and operation of the front panel controls. Pushbutton and/or vernier adjustment is described only where a more detailed description than that accompanying Figure 3–1 is considered necessary.

Numbers within circles – (1) – in text are for cross-reference to Figure 3–1.

⚠ 3–3 SPECIAL OPERATING CONSIDERATIONS

3–4 Read the following sections (a, b, c & d) before applying power to the 8111A.

a. Read the safety summary (red page) at the front of this manual.

b. Ensure that the power selector switches are set properly for the power source being used to avoid instrument damage.

CAUTION

Do not change the LINE SELECTOR switch settings with the instrument on or with power connected to the rear panel.

c. Ensure load is not overdriven (up to 16 Vpp into 50 Ohm or 32 Vpp into high impedance).

d. Do not apply external voltage to the output connectors.

3–5 OPERATING INSTRUCTIONS

3–6 Mode Selection (1)

3–7 NORMAL Mode

3–8 In normal mode, (automatically selected on instrument switch-on), the internal rate generator is free running, the frequency being determined by the FREQUENCY setting and the output is continuous (Figure 3–2).



Figure 3–2. Normal Mode–various DUTY CYCLE values

3–9 TRIGGER/GATE/BURST Input Modes (1)

3–10 In all three modes you can generate the trigger/gate signal either by applying an external signal to the EXT INPUT BNC connector or by switching the MAN/1 CYCLE switch to MAN. The external trigger signal frequency should not exceed the 8111A's frequency setting. If it does, the ERROR indicator will flash.

NOTE: For all three triggered modes see § 3–30 (first trigger output signal pulse width)

3–11 External Trigger Mode (TRIGGER) (1)

3–12 In this mode the trigger signal initiates one complete output cycle (Figure 3–3).



Figure 3–3. Trigger Mode (Squarewave, 50 % DUTY CYCLE)

3–13 Gate Mode (GATE) 1

3–14 In gate mode the leading edge of the gate signal enables the 8111A's rate generator and the trailing edge disables it (Figure 3–4). The first and last cycles are always complete.



Figure 3–4. Gate Mode (Squarewave, 50 % DUTY CYCLE)

3–15 Burst Mode (BURST) 1

3–16 In burst mode, a preset number of cycles is generated on each leading edge of a positive-going trigger signal applied to EXT INPUT when BURST mode is selected (Figure 3–5). The burst length may be set from 1 to 1999 pulses by pressing both the FREQUENCY and DUTY/WIDTH pushbuttons and operating the BURST NO rocker switches as necessary, (single digit increment by individual pushes or continuous by constant pressure) until the required burst number is displayed.

Frequency and duty cycle/pulse width selection in BURST mode is as described in 3–21—3–25.

NOTE: At the end of a triggered burst length, single pulses can be added by operation of the 1 CYCLE/MAN switch in the 1 CYCLE mode.

See §3–30 for Start Phase variation details if applicable.



Figure 3–5. Burst Mode (Squarewave, 50 % DUTY CYCLE)

3–17 Voltage-controlled Oscillator Mode (VCO)

3–18 In VCO mode, a signal applied to the EXT INPUT connector determines the output frequency. The working range of input voltage (0.1 V to 10 V or 0.1 V to 2 V for 1.0 to 20 MHz range) sweeps the output frequency linearly over a maximum range of 2 decades. The actual range swept depends, as shown in Table 3–2, on the 8111A's frequency setting. The applied signal may change at up to 1 kHz. An example of the VCO mode is given in Table 3–1:

8111A Frequency range setting: 100 kHz – 1000 kHz

NOTE: Frequency range setting is easier to make in NORMAL mode than VCO mode.

Table 3–1. VCO Mode Example Values

EXT INPUT VOLTAGE	OUTPUT FREQUENCY
0.1 V	10 kHz
1.0 V	100 kHz
10.0 V	1000 kHz

Table 3–2 shows the relationship between external control voltage and output frequency for all ranges.

Table 3–2. Sweepable Bands in VCO Mode

8111A FREQUENCY range setting	Sweepable band			
	From		To	
	V_{in} min	f_{out} min	V_{in} max	f_{out} max
1 Hz – 10 Hz	0.1 V	0.1 Hz	10 V	10 Hz
10 Hz – 100 Hz	0.1 V	1 Hz	10 V	100 Hz
100 Hz – 1000 Hz	0.1 V	10 Hz	10 V	1000 Hz
1 kHz – 10 kHz	0.1 V	0.1 kHz	10 V	10 kHz
10 kHz – 100 kHz	0.1 V	1 kHz	10 V	100 kHz
100 kHz – 1000 kHz	0.1 V	10 kHz	10 V	1000 kHz
1 MHz – 10 MHz	0.1 V	0.1 MHz	10 V	1 MHz
10 MHz – 20 MHz	0.1 V	1 MHz	2 V	20 MHz

3–19 Function, FREQUENCY and DUTY cycle/WIDTH Selection (2) (8) & (9)

NOTE: Adjustment of any of the four vernier controls can be made without the corresponding display enable pushbutton being pressed. This allows a waveform which is displayed on an oscilloscope to be quickly and easily varied merely by vernier adjustment at any time.

3–20 Selection of the required function (sine, triangle, square wave or pulse) is by pressing the appropriately labelled front panel pushbutton.

3–21 FREQUENCY display and adjustment (8)

NOTE: Frequency controls are non-functional in pulse mode.

3–22 This is enabled by pressing the FREQUENCY pushbutton. Adjustment of the FREQUENCY vernier will change the displayed value, range changing is accomplished by operating the RANGE rocker switch to change either the decimal point position and/or the frequency unit.

NOTE: Selection of a MHz range will cause the 50 % DUTY CYCLE LED to illuminate when sine, triangle or square wave function selected.

3–23 DUTY CYCLE display and adjustment (9)

3–24 This is enabled by pressing the DUTY/WIDTH pushbutton. Duty cycle for sine, triangle or square-wave functions can be either a fixed 50 % over the frequency range 1 Hz to 20 MHz, or 10 % to 90 % variable over 1 Hz to 999 kHz. When the DUTY CYCLE vernier is in the "pushed in" position a constant 50 % duty cycle is obtained (indicated by the 50 % LED). By pulling the vernier out, adjustment of the duty cycle within the limits detailed above is possible.

3–25 WIDTH display and adjustment (9)

3–26 This is made (in pulse mode) by first pressing the DUTY/WIDTH pushbutton to display the width value and then adjusting the DUTY/CYCLE/width vernier (now functioning as a width vernier). Variation from 25 ns to 100 ms is possible (see Specification) by vernier adjustment and RANGE rocker switch operation.

3–27 ERROR Signal (20)

3–28 In pulse mode, the flashing ERROR signal can be caused by either adjustment of the FREQUENCY or DUTY CYCLE/width verniers or RANGE changing, which results in the FREQUENCY/WIDTH settings being incompatible – width of pulse exceeds period (WIDTH $\geqslant$ 1/FREQUENCY).

3–29 In TRIGGER mode, the ERROR signal will occur if the external trigger frequency is incompatible with the 8111A pulse width setting (internal rate generator disabled in pulse mode) or, if it exceeds the 8111A frequency setting in function mode.

3–30 START PHASE Variation 6

3–31 In sine and triangular functions, the waveform start phase can be varied (with respect to an external trigger, gate or burst signal) by +90° to –90° by the appropriate front panel vernier. (Haversine and Haver-triangle waveforms can be generated).

NOTE: See Specification for usable range details. (At +90° first trigger output signal pulse width is reduced to minimum at high frequencies, this may affect Burst mode)



Figure 3–6. Start Phase Variation (Sinewave)

3–32 AMPLITUDE and OFFSET display and adjustment 10 & 11

3–33 Amplitude and offset values are displayed by pressing the AMPLITUDE or OFFSET pushbuttons. To vary either value, adjust the corresponding vernier until the desired figure is displayed. Range changing of either AMPLITUDE or OFFSET is made by pressing one of the three attenuator control pushbuttons as detailed in the following section (the RANGE rocker switch has no control over voltage ranges). Ensure that the maximum amplitude and offset settings do not result in the output signal exceeding the output window levels of ± 8.00 V into 50 Ohm.

3–34 AMPLITUDE, OFFSET and OUTPUT Attenuation 15

3–35 The three pushbutton controlled attenuators (AMPL–20 dB, OFFS–20 dB and OUTPUT–40 dB) can be enabled individually , or if necessary together. The two –20 dB attenuators attenuate either amplitude or offset and the –40 dB one attenuates both, so providing a maximum value of 60 dB attenuation for amplitude and offset.

3–36 OUTPUT MODE Selection 14

3–37 Three output mode pushbuttons enables normal/COMPLementary, Positive/negative or SYMmetrical output waveforms. If none of the buttons are pressed a normal symmetrical waveform will be output.

Examples of output mode differences are shown in Figure 3–7.

NOTE: Positive or negative offset can be added (or subtracted) irrespective of the selected output mode.



Figure 3–7. Output Mode Differences (no offset applied) (Squarewave, 50 % DUTY CYCLE)

SECTION IV
PERFORMANCE TESTS

4–1 INTRODUCTION

4–2 The procedures in this section test the electrical performance of the instrument using the specifications of Table 1–2 as performance standards. All tests can be performed without access to the interior of the instrument.

4–3 EQUIPMENT REQUIRED

4–4 Equipment required for the performance tests is listed in Table 1–1, Recommended Test Equipment. Any equipment that satisfies the critical specifications given in the table may be substituted for the recommended model(s).

4–5 TEST RECORD

4–6 Results of the performance tests may be tabulated on the Test Record at the end of the test procedures. The Test Record lists all of the tested specifications and their acceptable limits. Test results recorded at incoming inspection can be used for comparison in periodic maintenance, troubleshooting, and after repairs or adjustments.

4–7 PERFORMANCE TESTS

4–8 The performance tests given in this section are suitable for incoming inspection, troubleshooting, or preventive maintenance. During any performance test, all shields and connecting hardware must be in place. The tests are designed to verify the published instrument specifications, perform the tests in the order given and record the data on the Test Record at the end of the test procedures.

4–9 Each test is arranged so that the specification is written as it appears in Table 1–2. Next, when necessary, a description of the test and any special instructions or problem areas are included. Each test that requires test equipment has a setup drawing and a list of the required equipment. The initial steps of each procedure give control settings required for that particular test.

PERFORMANCE TESTS

4–10 FREQUENCY 4.1

SPECIFICATION

1.00 Hz – 10 Hz accuracy ± 10 % of setting
10 Hz – 20 MHz accuracy ± 5 % of setting



Figure 4–1. Frequency Test Set-up

EQUIPMENT

Counter
Cable Assembly BNC
Feedthrough Termination 50 Ω

PROCEDURE

1. Connect equipment as shown.

2. Set 8111A as follows:

INPUT MODE	NORM
FUNCTION	SQUARE
DUTY CYCLE	50 %
AMPLITUDE	CW
AMPLITUDE ATTENUATION	–20 dB
OFFSET	0 V
OUTPUT MODE	SYM

3. Set counter to frequency measurement.

PERFORMANCE TESTS

4. Set 8111A frequency and verify counter frequency reading as follows:

Table 4–1. Frequency Limits

8111A SETTING	COUNTER READING
1 Hz	0.900 Hz – 1.100 Hz
9.99 Hz	9.000 Hz – 11.000 Hz
10 Hz	9.500 Hz – 10.500 Hz
99.9 Hz	95.000 Hz – 105.00 Hz
100 Hz	95.00 Hz – 105.00 Hz
999 Hz	950.00 Hz – 1050.0 Hz
1 kHz	0.950 kHz – 1.050 kHz
9.99 kHz	9.950 kHz – 10.50 kHz
10 kHz	9.950 kHz – 10.50 kHz
99.9 kHz	95.00 kHz – 105.00 kHz
100 kHz	95.00 kHz – 105.00 kHz
999 kHz	950.0 ~~95.00~~ kHz – ~~105.00~~ 1050.0 kHz
1 MHz	0.950 MHz – 1.050 MHz
9.99 MHz	9.500 MHz – 10.50 MHz
10 MHz	9.500 MHz – 10.50 MHz
20 MHz	19.00 MHz – 21.00 MHz

PERFORMANCE TESTS

4–11 AMPLITUDE AND ATTENUATION

SPECIFICATION

Amp. Range 1.6 mV to 16 Vpp (into 50 Ω) accuracy ± 5 % (1 kHz).



Figure 4–2. Amplitude and Attenuation Test Set-up

EQUIPMENT

DVM
Cable Assembly BNC
Feedthrough Termination 50 Ω

PROCEDURE

1. Connect equipment as shown.

2. Set 8111A as follows:

INPUT MODE	NORM
FUNCTION	SQUARE
DUTY CYCLE	50 %
AMPLITUDE	16 V
OFFSET	0 V
OUTPUT MODE	SYM
FREQUENCY	1 kHz

3. Set DVM to AC measurement (RMS).

4. Set 8111A amplitude and verify DVM amplitude reading as follows:

8111A	DVM READING
SQUARE 16 Vpp	7.600 V – 8.40 V
SQUARE 10 Vpp	4.750 V – 5.25 V
SQUARE 1.6 Vpp	0.760 V – 0.84 V
TRIANGLE 16 Vpp	4.388 V – 4.85 V
TRIANGLE 10 Vpp	2.742 V – 3.031 V
TRIANGLE 1.6 Vpp	0.439 V – 0.485 V
SINE 16 Vpp	5.374 V – 5.940 V
SINE 10 Vpp	3.359 V – 3.712 V
SINE 1.6 Vpp	0.537 V – 0.594 V

5. Set 8111A Ampl. to 10 Vpp (Square) and verify DVM amplitude reading when attenuation increased as follows:

8111A	DVM READING
10 Vpp	4.750 V – 5.250 V
–20 dB (1 Vpp)	0.475 V – 0.525 V
–40 dB (100 mVpp)	47.5 mV – 52.5 mV
–60 dB (10 mVpp)	4.75 mV – 5.25 mV

PERFORMANCE TESTS

4–12 OFFSET

SPECIFICATION

Offset Range 0 V to ± 8 V (into 50 Ω) accuracy ± 5 % of setting and ± 2 % of amplitude and ± 20 mV



Figure 4–3. Offset Test Set-up

EQUIPMENT

DVM
Cable assembly BNC
Feedthrough Termination 50 Ω
Filter (suggested values: R = 20 kΩ, C = 2.2 μF) NOTE: Cut off frequency of the filter should be < 10 Hz

PROCEDURE

1. Connect equipment as shown.

2. Set 8111A as follows:

INPUT MODE	NORM
FUNCTION	SQUARE
DUTY CYCLE	50 %
AMPLITUDE	2 V
OUTPUT MODE	SYM
FREQUENCY	1 kHz
AMPLITUDE ATTENUATION	–20 dB

3. Set 3455A to DC measurement.

4. Set 8111A Offset and verify DVM offset reading as follows:

8111A	DVM READING
8 V	7.576 V – 8.424 V
4 V	3.776 V – 4.224 V
2 V	1.876 V – 2.124 V
0 V	–24 mV 24 mV
–2 V	–1.876 V – –2.124 V
–4 V	–3.776 V – –4.224 V
–8 V	–7.576 V – –8.424 V

PERFORMANCE TESTS

4–13 PULSE CHARACTERISTICS 4.3

SPECIFICATION

Transition times (10 % to 90 %): < 10 nsec
Preshoot, Overshoot, Ringing: ± 5 % of amplitude (≥ 0.16 Vpp)
± 10 % of amplitude (< 0.16 Vpp)



Figure 4–4. Pulse Characteristics Test Set-up

EQUIPMENT

Sampling oscilloscope
Cable assembly 2 x BNC
Feedthrough termination 50 Ω
Attenuator 20 dB

PROCEDURE

1. Connect the equipment as shown.

2. Set 8111A as follows:

INPUT MODE	NORM
FUNCTION	SQUARE
DUTY CYCLE	50 %
AMPLITUDE	16 Vpp
OUTPUT MODE	SYM
FREQUENCY	2 MHz

3. Set scope so that one cycle fills the display.

leading edge	≤ 10 nsec
trailing edge	≤ 10 nsec
pulse perturbation	≤ ± 5 % of amplitude

PERFORMANCE TESTS

4–14 SINE CHARACTERISTIC 4.4

SPECIFICATION

Sine (normal mode, 50 % duty cycle, sym)

THD { < 1 % [–40 dB], (10 Hz – 99.9 kHz) ; < 3 % [–30 dB], (100 kHz – 999 kHz) } may increase by 3 dB below 10°C.

for > 1 MHz to 20 MHz harmonic signals more than 26 dB below fundamental.



Figure 4–5. Sine Characteristics Test Set-up

EQUIPMENT

Distortion analyser ~~/Spectrum Analyser~~
Cable assembly BNC to Banana
Feedthrough termination 50 Ω

PROCEDURE

1. Connect the equipment as shown.

2. Set 8111A as follows:

INPUT MODE	NORM
FUNCTION	SINE
DUTY CYCLE	50 %
AMPLITUDE	16 V
FREQUENCY	9.99 kHz
OUTPUT MODE	SYM
OFFSET	0 V

3. Either, set the distortion analyser front panel controls as required (Distortion, Range–dB/%, input range etc.) or, if using a spectrum analyser, tune it for minimum display amplitude and adjust gain so that fundamental corresponds to 0 dB. Verify that the 2nd and 3rd harmonics do not exceed the –42 and –47 dB levels respectively.

4. Verify that THD < 1 %

$$THD = \frac{\sqrt{E_1^2 + E_2^2 + E_3^2 + \ldots\ldots}}{E_0} \cdot 100\,\%$$

where E_0 = fundamental voltage amplitude and E_1, E_2 etc are the 2nd, 3rd etc. harmonic amplitudes.

When the harmonics are expressed in dB the formula becomes:

$$THD = \sqrt{10^{\frac{A_1}{10}} + 10^{\frac{A_2}{10}} + 10^{\frac{A_3}{10}} + \ldots\ldots} \cdot 100\,\%$$

where A_1 = first harmonic in dB etc.

5. Change 8111A frequency setting to 500 kHz.
6. Verify that 2nd and 3rd harmonics do not exceed the –32 dB and –37 dB levels.
7. Verify that THD < 3 % using previously stated formula.
8. Change 8111A frequency setting to 20 MHz.
9. Verify that all harmonics are less than –26 dB.

PERFORMANCE TESTS

4–15 DUTY CYCLE

NO

SPECIFICATION

Variable range: 10 % to 90 % (1 Hz to 999 kHz)
50 % fixed (1 Hz to 20 MHz)

Accuracy: ± 1 digit, 50 % fixed
± 3 digit, 20 % to 80 %
± 6 digit, 10 % to 20 % and 80 % to 90 %



Figure 4–6. Duty Cycle Test Set-up

EQUIPMENT

Counter
Cable assembly BNC
Feedthrough termination 50 Ω

PROCEDURE

1. Connect the equipment as shown.

2. Set 8111A as follows:

INPUT MODE	NORM
FUNCTION	SQUARE
AMPLITUDE	16 Vpp
AMPLITUDE ATTENUATION	–20 DB
FREQUENCY	10.000 kHz
VAR DUTY CYCLE	50 %

3. Set counter to TI avg, Slope A+, Slope B– measurement.

4. Set 8111A Duty cycle and verify counter duty cycle reading as follows:

8111A	COUNTER READING
10 %	4 µsec – 16 µsec
20 %	17 µsec – 23 µsec
50 %	49 µsec – 51 µsec
80 %	77 µsec – 83 µsec
90 %	84 µsec – 96 µsec

10 % 20 %

PERFORMANCE TESTS

4–16 WIDTH

SPECIFICATION

Range: 25 nsec to 100 msec
Accuracy: ± 5 % of setting ± 2 nsec

1.



2.



Figure 4–7. Width Test Set-up

EQUIPMENT

Counter
Sampling scope
Cable assembly 2 x BNC
Attenuator 20 dB
Feedthrough termination 50 Ω

PROCEDURE

1. Connect the equipment as shown in Figure 4–7–1.

2. Set 8111A as follows:

INPUT MODE	NORM
FUNCTION	SQUARE
DUTY CYCLE	50 %
AMPLITUDE	16 Vpp
OUTPUT MODE	SYM

PERFORMANCE TESTS

3. Set Counter to T.1 avg, Slope A+, Slope B− measurement.

4. Set 8111A Width and verify counter T.1 reading as follows:

8111A		COUNTER READING
5 kHz	100 nsec	93 nsec – 107 nsec
	999 nsec	948 nsec – 1051 nsec
5 kHz	1 µsec	0.948 µsec – 1.052 µsec
	9.99 µsec	9.498 µsec – 10.5 µsec
5 kHz	10 µsec	9.50 µsec – 10.5 µsec
	99.9 µsec	94.99 µsec – 104.9 µ sec
500 Hz	100 µsec	95 µsec – 105 µsec
	999 µsec	949.9 µsec – 1049 µsec
50 Hz	1 msec	0.95 msec – 1.05 msec
	9.99 msec	9.499 msec – 10.49 msec
5 Hz	10 msec	9.5 msec – 10.5 msec
	99.9 msec	94.9 msec – 104.9 msec

5. Connect the equipment as shown in Figure 4–7–2.

6. Set 8111A as follow:

INPUT MODE	NORM
FUNCTION	SQUARE
DUTY CYCLE	50 %
AMPLITUDE	16 Vpp
OUTPUT MODE	SYM
FREQUENCY	1 MHz

7. Set scope so that one cycle fills the display.

8. Set 8111A Width and verify sampling scope width reading as follows:

8111A	SAMPLING SCOPE
25 nsec	21.75 nsec – 28.25 nsec
100 nsec	93 nsec – 107 nsec

PERFORMANCE TESTS

4–17 TRIGGER, GATE, BURST

SPECIFICATION

Each input cycle generates a single output cycle.



Figure 4–8. Trigger, Gate and Burst Test Set-up

EQUIPMENT

Pulse generator
Realtime scope
Cable assembly 3 x BNC
2 x Feedthrough termination 50 Ω

PROCEDURE (Trigger)

1. Connect the equipment as shown.

2. Set 8111A as follows:

INPUT MODE	TRIGGER
FUNCTION	SINE
DUTY CYCLE	50 %
AMPLITUDE	16 Vpp
OUTPUT MODE	SYM
FREQUENCY	10 kHz

3. Set pulse generator to 1 kHz and 100 nsec width.

4. Check on scope for 8111A output signals.

PERFORMANCE TESTS

PROCEDURE (Gate)

1. Connect the equipment as shown.

2. Set 8111A as follows:

INPUT MODE	GATE
FUNCTION	SINE
DUTY CYCLE	50 %
AMPLITUDE	16 Vpp
OUTPUT MODE	SYM
FREQUENCY	10 kHz

3. Set pulse generator to 1.0 kHz and 500 μsec width.

4. Check on scope for 8111A output signals.

PROCEDURE (Burst)

1. Connect the equipment as shown.

2. Set 8111A as follows:

INPUT MODE	BURST
FUNCTION	SINE
DUTY CYCLE	50 %
AMPLITUDE	16 Vpp
OUTPUT MODE	SYM
FREQUENCY	10 kHz
BURST	3

3. Set pulse generator to 1 kHz and 100 nsec width.

4. Check on scope for 8111A output signals.

PERFORMANCE TESTS

4–18 VCO-MODE



Figure 4–9. VCO-Mode Test Set-up

EQUIPMENT

DC Power Supply
Counter
Cable assembly BNC and BNC-Banana
2 x Feedthrough termination 50 Ω

PROCEDURE

1. Connect the equipment as shown.

2. Set 8111A as follows:

INPUT MODE	VCO
FUNCTION	SQUARE
DUTY CYCLE	50 %
AMPLITUDE	16 Vpp
OUTPUT MODE	SYM
FREQUENCY RANGE	1–10 kHz

3. Set counter to frequency.

4. Set DC Supply for .1 to 10 V and verify counter frequency (typical).

DC POWER SUPPLY	8111A	COUNTER
.1 V	.10 kHz	.10 kHz
1 V	1.00 kHz	1.00 kHz
10 V	10.00 kHz	10.00 kHz

PERFORMANCE TESTS RECORD

Hewlett-Packard Company
Model 8111A/8111A Option 001
Pulse/Function Generator

Instrument Serial No. _____
Tested by _____
Date _____

Paragraph No.	Test Description and parameter values	Result		
		Minimum	Actual	Maximum
4–10	Frequency			
	1 Hz	0.900 Hz		1.100 Hz
	9.99 Hz	9.000 Hz		11.000 Hz
	10 Hz	9.500 Hz		10.500 Hz
	99.9 Hz	95.000 Hz		105.00 Hz
	100 Hz	95.00 Hz		105.00 Hz
	999 Hz	950.00 Hz		1050.0 Hz
	1 kHz	0.950 kHz		1.050 kHz
	9.99 kHz	9.950 kHz		10.50 kHz
	10 kHz	9.950 kHz		10.50 kHz
	99.9 kHz	95.00 kHz		105.00 kHz
	100 kHz	95.00 kHz		105.00 kHz
	999 kHz	950.00 kHz		1050.0 kHz
	1 MHz	0.950 MHz		1.050 MHz
	9.99 MHz	9.500 MHz		10.50 MHz
	10 MHz	9.500 MHz		10.50 MHz
	20 MHz	19.00 MHz		21.00 MHz
4–11	Amplitude and Attenuation			
(1)	Amplitude			
	Square			
	16 Vpp	7.600 V		8.40 V
	10 Vpp	4.750 V		5.25 V
	1.6 Vpp	0.760 V		0.84 V
	Triangle			
	16 Vpp	4.388 V		4.85 V
	10 Vpp	2.742 V		3.031 V
	1.6 Vpp	0.439 V		0.485 V
	Sine			
	16 Vpp	5.374 V		5.940 V
	10 Vpp	3.359 V		3.712 V
	1.6 Vpp	0.537 V		0.594 V

PERFORMANCE TESTS RECORD

Paragraph No.	Test Description and parameter values	Result Minimum	Result Actual	Result Maximum
4–11 cont'd	Amplitude and Attenuation			
	Attenuation			
	10 Vpp	4.750 V		5.250 V
	–20 dB (1 Vpp)	0.475 V		0.525 V
	–40 dB (100 mVpp)	47.5 mV		52.5 mV
	–60 dB (10 mVpp)	4.75 mV		5.25 mV
4–12	Offset			
	8 V	7.576 V		8.424 V
	4 V	3.776 V		4.224 V
	2 V	1.876 V		2.124 V
	0 V	–24 mV		24 mV
	–2 V	–1.876 V		–2.124 V
	–4 V	–3.776 V		–4.224 V
	–8 V	–7.576 V		–8.424 V
4–13	Pulse Characteristics			
	leading edge	⩽ 10 nsec	yes ☐	no ☐
	trailing edge	⩽ 10 nsec	yes ☐	no ☐
	pulse pertubation	⩽ ± 5 % of amplitude	yes ☐	no ☐
4–14	Sine Characteristics (Harmonic level)			
	Frequency			
	9.99 kHz (2nd Harmonic)		_____	–42 dB
	9.99 kHz (3rd Harmonic)		_____	–47 dB
	9.99 kHz (THD)		_____ %	< 1 %
	500 kHz (2nd Harmonic)		_____	–32 dB
	500 kHz (3rd Harmonic)		_____	–37 dB
	500 kHz (THD)		_____ %	< 3 %
	20 MHz (worst Harmonic)		_____	–26 dB
4–15	Duty Cycle			
	10 %	4 μs		16 μs
	20 %	17 μs		23 μs
	50 %	49 μs		51 μs
	80 %	77 μs		83 μs
	90 %	84 μs		96 μs

PERFORMANCE TESTS RECORD

Paragraph No.	Test Description and parameter values	Result		
		Minimum	Actual	Maximum
4–16	Width			
	5 kHz 100 ns	93 ns		107 ns
	999 ns	948 ns		1051 ns
	5 kHz 1 μs	0.948 μs		1.052 μs
	9.99 μs	9.498 μs		10.5 μs
	5 kHz 10 μs	9.50 μs		10.5 μs
	99.9 μs	94.99 μs		104.9 μs
	500 Hz 100 μs	95 μs		105 μs
	999 μs	949.9 μs		1049 μs
	50 Hz 1 ms	0.95 ms		1.05 ms
	9.99 ms	9.499 ms		10.49 ms
	5 Hz 10 ms	9.5 ms		10.5 ms
	99.9 ms	94.9 ms		104.9 ms
	25 ns	21.75 ns		28.25 ns
	100 ns	93 ns		107 ns
4–17	Trigger, Gate, Burst			
	Trigger	Output Signals	yes ☐	no ☐
	Gate	Output Signals	yes ☐	no ☐
	Burst	Output Signals	yes ☐	no ☐
4–18	VCO Mode			
	0.1 V	0.10 kHz	yes ☐	no ☐
	1.0 V	1.00 kHz	yes ☐	no ☐
	10 V	10.00 kHz	yes ☐	no ☐

SECTION V
ADJUSTMENT PROCEDURE

5-0 GENERAL

The adjustment procedure is divided into the following sections:

1. Power supply regulator	para. 5-1
2. Pre-adjustment	para. 5-2
3. Voltage Controlled Oscillator	para. 5-3
4. Shaper	para. 5-4
5. Width generator	para. 5-5

If the complete instrument needs to be recalibrated, it is recommended that the adjustments are made in the sequence as listed above.

If only a part of the instrument has to be recalibrated, for example after replacement of a faulty component on a board, the procedure should be started at the appropriate paragraph. Subsequent sections must be checked through and adjustments made if necessary. Checking and/or adjustment of values in previous sections is necessary only in the case of the Shaper board since it requires inputs from the VCO which might need to be adjusted for correct Shaper board calibration after repair or replacement.

NOTE the following points:

Allow the instrument a 15 minute warm-up time with closed cover. Keep cover closed between adjustments.

An adjustment points location diagram (Figure 5-4) is given at the end of this section.

All measurements are made at the 8111A output except:

- Power Supply output voltages
- Control voltage for VCO
which are made at special testpoints.
All specification of the 8111A apply with 50 Ohms load resistance, so ensure that the 8111A output is terminated with 50 Ohms during amplitude and transistion time measurement.

5-1 POWER SUPPLY REGULATOR ADJUSTMENT

EQUIPMENT:
DVM

PROCEDURE

1. Connect DVM low terminal to ground(⏚)test point on board A2 and measure the output voltages at the other A2 test points.
2. Adjust +5V via A2 R5 for +5V ±10mV (TP+5V)
3. Adjust +15V via A2 R37 for +15V ±10mV (TP+15V)
4. Measure -5.2V. It should be -5.2V±100mV (TP-5.2V)
   Measure -15V. It should be -15V ±200mV (TP-15V)
   Measure -23V. It should be -23V ±200mV (TP-23V)
   Measure +23V. It should be +23V±200 mV (TP+23V)

5-2 PRE-ADJUSTMENT

EQUIPMENT:
Oscilloscope, 50 Ohm feedthrough.

Waveform pre-adjustments

PROCEDURE

1. Set 8111A:

OPERATING MODE	NORMAL
WAVEFORM	square
FREQUENCY RANGE	1-10kHz
FREQUENCY (VERNIER)	approx. 2kHz
DUTY CYCLE	fixed 50%
AMPLITUDE (VERNIER)	approx. 8V
AMPL ATTENUATOR	released
OFFSET (VERNIER)	0V
OFFSET ATTENUATOR	released
OUTPUT ATTENUATOR	released
OUTPUT MODE	SYM, NORM

2. Connect 8111A output to Scope. Make sure, that the output is terminated with 50 Ohms.
2. Adjust A6 R33 for symmetrical square wave.
4. Adjust A8 R14 for optimal square wave on scope (minimum distortion).
5. Disconnect Shaper Board A6 from connector. Adjust A8 R55 for OV ±1mV baseline offset.

Amplitude pre-adjustment

6. Reconnect A6.
7. Set 8111A :

AMPLITUDE (VERNIER) ..... CW

8. Adjust A6 R6 for 16V±500mV displayed on scope.
9. Set 8111A :

AMPLITUDE (VERNIER) ..... CCW

10. Turn A6 R27 fully CCW then adjust for 1.6V±100mV.
11. Set 8111A :

AMPLITUDE (VERNIER) ..... CW

12. If the amplitude is not 16V±500mV, repeat steps 8 to 11.
13. Set 8111A :

WAVEFORM ..... Triangle

14. Adjust A5 R10 for 16V+/-500mV.

The amplitude of the triangle should be the same as the amplitude of the square.

5-3 VCO ADJUSTMENT

EQUIPMENT:
Counter, DVM, Fine adjustable Power Supply, Sampling scope, 20dB Attenuator (2W)

PROCEDURE

1. Set 8111A :

OPERATING MODE ..... NORMAL
WAVEFORM ..... square
FREQUENCY RANGE 1-10kHz
FREQUENCY (VERNIER) ..... CW
DUTY CYCLE ..... fixed 50%
AMPLITUDE (VERNIER) ..... CW
AMPL ATTENUATOR ..... -20dB
OFFSET (VERNIER) 0V
OFFSET ATTENUATOR ..... released
OUTPUT ATTENUATOR ..... released
OUTPUT MODE ..... SYM, NORM

Fixed 50% Duty Cycle Adjustment

2. Set Counter: TIME INTERVAL A→B Slope A⌐ Slope B⌙ COM A, Trigger level 0V

If possible use an averaged TI measurement over 100 time intervals.

3. Connect 8111A output to Counter Input A.
4. Note value displayed by counter
5. Set Counter: Slope A⌙ Slope B⌐.
6. Adjust A5 R65 for same value as in 4.) ± 10ns.

NOTE: This adjustment can also be made with the help of a spectrum analyser. For a 50% Duty Cyle the 2nd, 4th,etc.,harmonics must disappear. This simplifies the minimizing of the difference between NORM and COMPL mode.

Frequency Adjustment For Variable Duty Cycle

7. Set Counter to PERIOD A. If possible use an averaged period-measurement over 100 periods.
8. Note value displayed by counter.
9. Set 8111A:

DUTY CYCLE MODE ..... variable
DUTY CYCLE (VERNIER) 40-60%

10. Adjust A5 R50 for same value (as in 8.) ±100 nS.

VCO Linearity adjustment

11. Set 8111A:

OPERATING MODE ..... VCO
WAVEFORM ..... square
FREQUENCY RANGE 1-10kHz
FREQUENCY (VERNIER) ..... CW
DUTY CYCLE ..... fixed 50%
AMPLITUDE (VERNIER) ..... CW
AMPL ATTENUATOR ..... -20dB
OFFSET (VERNIER) 0V
OFFSET ATTENUATOR ..... released
OUTPUT ATTENUATOR ..... released
OUTPUT MODE ..... SYM, NORM

12. Connect DVM between A5 TP3 and TP4. The position of TP3 and TP4 is shown in Figure 5-1.



Figure 5–1.

13. Connect 10V DC ±50mV to EXT INPUT.
14. Note voltage between TP3 and TP4, displayed by the DVM
15. Connect 100mV DC ±0.5mV to EXT INPUT.
16. Adjust A5 R90 for 1/100 of value (from 14.) on DVM.
17. Disconnect DVM from TP3/TP4.

Positive Slope Timing Linearity Adjustment

18. Set Counter:TIME INTERVAL A→B Slope A⌐ Slope B⌐ COM A, Trigger level OV
19. Adjust A5 R86 for 5000µs. ±20µs.

Negative Slope Timing Linearity Adjustment

20. Set Counter: Slope A⌐ Slope B⌐.
21. Adjust A5 R88 for 5000µs ±20µs.
22. Disconnect the external voltage.

Frequency Adjustment (1Hz-1000kHz)

23. Set 8111A:

OPERATING MODE . . . . . NORMAL
WAVEFORM . . . . . square
FREQUENCY RANGE 1-10kHz
FREQUENCY (VERNIER) 10.00kHz
DUTY CYCLE . . . . . fixed 50%
AMPLITUDE (VERNIER) . . . . . CW
AMPL ATTENUATOR . . . . . -20dB
OFFSET (VERNIER) 0V
OFFSET ATTENUATOR . . . . . released
OUTPUT ATTENUATOR . . . . . released
OUTPUT MODE . . . . . SYM, NORM

24. Set Counter:FREQENCY A.
Adjust A5 R54 for 10.00 kHz ±0.1kHz

Variable Duty Cycle Display Adjustment

25. Set 8111A:

DUTY CYCLE . . . . . variable
DUTY CYCLE VERNIER . . . . . as required

26. Set Counter: TIME INTERVAL A→B, Slope A⌐ Slope B⌐ COM A, Trigger level 0V
If possible, use an averaged time interval measurement over at least 10 time intervals.
27. Adjust 8111A DUTY CYCLE VERNIER for 50µs ±0,1µs on counter.
28. Adjust A5 R68 for 50% duty cycle displayed by 8111A.

Overshoot & Transition Time

29. Set 8111A:
OPERATING MODE . . . . . NORMAL
WAVEFORM . . . . . square
FREQUENCY RANGE 1-10MHz
FREQUENCY (VERNIER) . . . . . approx 2MHz
DUTY CYCLE . . . . . fixed 50%
AMPLITUDE (VERNIER) . . . . . CW
AMPL ATTENUATOR . . . . . released
OFFSET (VERNIER) . . . . . CCW
OFFSET ATTENUATOR . . . . . released
OUTPUT ATTENUATOR . . . . . released
OUTPUT MODE . . . . . POS,NORM

30. Connect 8111A output to sampling scope as shown in Fig. 5-2



Figure 5–2

31. Adjust A8C14 for overshoot ≤5%.
32. Set 8111A:

OFFSET (VERNIER) . . . . . CW
OUTPUT MODE . . . . . NEG,NORM

33. Check that overshoot ≤5%.
34. Set 8111A:

AMPLITUDE (VERNIER) . . . . . CCW
OFFSET (VERNIER) . . . . . -7.2V
OUTPUT MODE . . . . . SYM,NORM

35. Check that transition times ≤10nS.

Flatness

36. Set 8111A:

OPERATING MODE . . . . . NORMAL
WAVEFORM . . . . . Triangle
FREQUENCY RANGE 100-1000kHz
FREQUENCY (VERNIER) approx500kHz
DUTY CYCLE . . . . . fixed 50%
AMPLITUDE (VERNIER) . . . . . CW
AMPL ATTENUATOR . . . . . released
OFFSET (VERNIER) 0V
OFFSET ATTENUATOR . . . . . released
OUTPUT ATTENUATOR . . . . . released
OUTPUT MODE . . . . . SYM, NORM

37. Adjust Input Vernier of the Sampling scope for a 100% display of the waveform.

38. Set 8111A:
FREQUENCY RANGE . . . . . 10-20 MHz
FREQUENCY (VERNIER) . . . . . CW

39. Adjust A5 R5 for low level -4%.
Adjust A5 R8 for high level -4%.

Frequency Adjustment (10-20MHz)

40. Set 8111A:
FREQUENCY (VERNIER) 20MHz

41. Set Counter: FREQUENCY A.
42. Connect 8111A output to Counter Input A.
43. Adjust A5 C3 for 20 MHz ±0.2MHz.

Frequency Adjustment (1-10 MHz)

44. Set 8111A:
FREQUENCY RANGE 1-10MHz
FREQUENCY (VERNIER) 10.00MHz

45. Adjust A5 R52 for 10MHz ±0.1MHz.
Repeat 30-45 twice.

5-4 SHAPER ADJUSTMENT

EQUIPMENT:
DVM, Lowpass filter as shown in Figure 5-3, Scope, Spectrum analyser (Distortion analyser)

PROCEDURE

Square Amplitude Adjustment

1. Set 8111A:

OPERATING MODE . . . . . NORMAL
WAVEFORM . . . . . square
FREQUENCY RANGE 1-10kHz
FREQUENCY (VERNIER) . . . . . CW
DUTY CYCLE . . . . . fixed 50%
AMPLITUDE (VERNIER) . . . . . CW
AMPL ATTENUATOR . . . . . released
OFFSET (VERNIER) 0V
OFFSET ATTENUATOR . . . . . released
OUTPUT ATTENUATOR . . . . . released
OUTPUT MODE . . . . . SYM, NORM

2. Set DVM to AC, 10V Range.
3. Connect 8111A output to DVM input.
4. Adjust A 6 R24 for maximum amplitude
5. Set 8111A:

AMPLITUDE (VERNIER) 16.00V

6. Adjust A6 R6 for 8V ±400 mV.

Square Normal/Complement Error

7. Set DVM to DC, 10V Range. Use DVM built in filter function, otherwise use set-up as shown in Figure 5-3



Figure 5-3

8. Change 8111A OUTPUT MODE from NORM to COMPL and back.
9. Check that the difference between NORM and COMPL does not exceed 10mV. If necessary adjust A6 R16 for minimum difference.

Symmetry Adjustment

10. Adjust A6 R33 for OV ±10mV.
11. Set 8111A:

AMPLITUDE VERNIER 1.60V

12. Adjust A6 R23 for OV ±10mV.

Minimum Amplitude Adjustment

13. Set DVM to AC, 10V Range.
14. Adjust A6 R27 for 825mV ±5mV

NOTE: Steps 6 and 14 are interdependent and must therefore be repeated until the values are within tolerance.

Triangle Amplitude Adjustment

15. Set 8111A:

WAVEFORM	Triangle
AMPLITUDE (VERNIER)	16.00V
AMPL ATTENUATOR	released
OUTPUT MODE	SYM,NORM

16. Set DVM to AC.
17. Adjust A5 R10 for 4.62V ±0.1V.

THD Adjustment

18. Set 8111A:

OPERATING MODE	NORMAL
WAVEFORM	sine
FREQUENCY RANGE	1-10kHz
FREQUENCY (VERNIER)	CW
DUTY CYCLE	fixed 50%
AMPLITUDE (VERNIER)	16.00V
AMPL ATTENUATOR	released
OFFSET (VERNIER)	0V
OFFSET ATTENUATOR	released
OUTPUT ATTENUATOR	released
OUTPUT MODE	SYM, NORM

19. Connect 8111A to a spectrum analyser and adjust its input amplifier so that the fundamental equals OdB on display.
20. Adjust A6 R10/R17 for THD ≤1%

A6 R10 varies the 2nd harmonic. It should be ≤-42dB
A6 R17 varies the 3rd harmonic. It should be ≤-47dB
NOTE: For this adjustment,the use of a distortion analyser enables a direct readout of the THD percentage value.

Sine Amplitude Adjustment

21. Connect 8111A output to DVM input.
22. Set DVM to AC, 10V Range
23. Adjust A6 R18 for 5.66V±0.2V.

Triangle Normal/Complement Error

24. Set 8111A:

OPERATING MODE	NORMAL
WAVEFORM	Triangle
FREQUENCY RANGE	1-10kHz
FREQUENCY (VERNIER)	CW
DUTY CYCLE	fixed 50%
AMPLITUDE (VERNIER)	16.00V
AMPL ATTENUATOR	released
OFFSET (VERNIER)	0V
OFFSET ATTENUATOR	released
OUTPUT ATTENUATOR	released
OUTPUT MODE	SYM, NORM

25. Set DVM to DC, 10V Range. Use built-in filter or set-up as shown in Figure 5-3.
26. Change output mode from NORM to COMPL and back.
27. Adjust A6 R15 for minimum difference between NORM and COMPL output mode

Sine Normal/Complement Error

28. Set 8111A:

WAVEFORM	Sine

29. Change output mode from NORM to COMPL and back.
30. Adjust A6 R14 for minimum difference between NORM and COMPL output mode.

POS/NEG-Baseline Adjustment

31. Set 8111A:

WAVEFORM	SQUARE
AMPLITUDE (VERNIER)	CCW
AMPL ATTENUATOR	-20dB
OUTPUT MODE	NORM,POS/NEG as required

32. Connect 8111A output to scope input.
33. Set Scope to 0.02V/Division.
34. Adjust A6 R36 for minimum baseline difference between POS and NEG output mode.

5-5 WIDTH ADJUSTMENT

EQUIPMENT:
Counter

1. Set 8111A:

OPERATING MODE ..... NORMAL
WAVEFORM ..... Pulse
FREQUENCY RANGE 1-10kHz
FREQUENCY (VERNIER) 5kHz
WIDTH RANGE 10-100µs
WIDTH VERNIER 40.0µs
AMPLITUDE (VERNIER) ..... CW
AMPL ATTENUATOR ..... −20dB
OFFSET (VERNIER) 0V
OFFSET ATTENUATOR ..... released
OUTPUT ATTENUATOR ..... released
OUTPUT MODE ..... SYM, NORM

2. Set Counter: TIME INTERVAL A⇒B Slope A⎍ Slope B⎍ COM A Trigger level 0V

If possible use an averaged TI- measurement over at least 10 time intervals.

3. Set A4 R34 to its mid position.
4. Adjust A4 R41 for 40µs ±0,4µs.
5. Set 8111A:

WIDTH RANGE 100-1000ns
WIDTH (VERNIER) 400ns

4. Adjust A4 C1 for 400ns ±4ns.
7. Set 8111A:

WIDTH RANGE 25-100ns
WIDTH (VERNIER) 100.0ns

8. Connect 8111 A OUTPUT to a sampling scope (use 20dB attenuator)
9. Adjust A4 R34 for 100ns ±2ns.
10. Set 8111A:

WIDTH (VERNIER) 25.0ns

11. Check pulse width for 25ns ±2ns

Fig 5-2
Sht 1 of 2



Fig 5-2
Sht 2 of 2



Figure 5–2. Adjustments point location diagram

SECTION VI
REPLACEABLE PARTS

6–1 INTRODUCTION

6–2 This section contains information for ordering parts. Table 6–1 lists abbreviations used in the parts lists and elsewhere in the manual. Table 6–2 contains the names and addresses that correspond to the manufacturer code numbers. Table 6–3 lists all replaceable parts in reference designator order.

6–3 ABBREVIATIONS

6–4 Table 6–1 lists abbreviations used in the parts lists, schematics and elsewhere in the manual. In some cases two forms of the abbreviations are used, one all in capital letters, and one partial or no capitals. This occurs because the abbreviations in the parts lists are always all capitals. However, in the schematics and other parts of the manual, the same abbreviations may have upper and lower case letters.

6–5 REPLACEABLE PARTS

6–6 Table 6–3 is the list of replaceable parts and is organised as follows:

a. Mainframe (chassis) parts in alphanumerical order by reference designation.
b. Electrical assemblies and their components in alpha-numerical order by reference designation.

Reference designators are of the form A5R9 i.e. resistor 9 assembly 5. The blue pages at the end of this section list the parts required for Option 001.

6–7 The information given for each part consists of the following:

a. The Hewlett-Packard part number.
b. The description of the part.
c. Part number check digit (CD).

6–8 ORDERING INFORMATION

6–9 To order a part listed in the replaceable parts table, quote the Hewlett-Packard part number (with check digit), indicate the quantity required, and address the order to the nearest Hewlett-Packard office (list of Sales/Service offices at the rear of this manual). The check digit will ensure accurate and timely processing of your order.

6–10 To order a part that is not listed in the replaceable parts table, include the instrument model number, instrument serial number, the description and function of the part, and the number of parts required, address the order to the nearest Hewlett-Packard office.

6–11 DIRECT MAIL ORDER SYSTEM (USA)

6–12 Within the USA, Hewlett-Packard can supply parts through a direct mail order system. Advantages of using the system are as follows:

a. Direct ordering and shipment from the HP Parts Center in Mountain View, California.

b. No maximum or minimum on any mail order (there is a minimum order amount for parts ordered through a local HP office when the orders require billing and invoicing).

c. Prepaid transportation (there is a small handling charge for each order).

d. No invoices – to provide these advantages, a check or money order must accompany each order.

6–13 Mail order forms and specific ordering information is available through your local HP office. Addresses and phone numbers are located at the back of this manual.

Table 6–1. Abbreviations for Replaceable Parts List

REFERENCE DESIGNATIONS

A . . . . . assembly
AT . . . attenuator; isolator; termination
B . . . . . fan; motor
BT . . . . . battery
C . . . . . capacitor
CP . . . . . coupler
CR . . . . . diode; diode thyristor; varactor
DC . . . directional coupler
DL . . . . . delay line
DS . . . . . annunciator; signaling device (audible or visual); lamp; LED
E . . . . . miscellaneous electrical part
F . . . . . fuse
FL . . . . . filter
H . . . . . hardware
HY . . . . . circulator
J . . . . electrical connector (stationary portion); jack
K . . . . . relay
L . . . . . coil; inductor
M . . . . . meter
MP . . . . . miscellaneous mechanical part
P . . . . electrical connector (movable portion); plug
Q . . . . . transistor: SCR; triode thyristor
R . . . . . resistor
RT . . . . . thermistor
S . . . . . switch
T . . . . . transformer
TB . . . . . terminal board
TC . . . . . thermocouple
TP . . . . . test point
U . . . . . integrated circuit; microcircuit
V . . . . . electron tube
VR . . . . voltage regulator; breakdown diode
W . . . . cable; transmission path; wire
X . . . . . socket
Y . . . . crystal unit (piezoelectric or quartz)
Z . . . . tuned cavity; tuned circuit

ABBREVIATIONS

A . . . . . ampere
ac . . . . alternating current
ACCESS . . . . . accessory
ADJ . . . . . adjustment
A/D . . . . analog-to-digital
AF . . . . audio frequency
AFC . . . . . automatic frequency control
AGC . . . . . automatic gain control
AL . . . . . aluminum
ALC . . . . automatic level control
AM . . . amplitude modulation
AMPL . . . . . amplifier
APC . . . . automatic phase control
ASSY . . . . . assembly
AUX . . . . . auxiliary
avg . . . . . average
AWG . . . . . American wire gauge
BAL . . . . . balance
BCD . . . . . binary coded decimal
BD . . . . . board
BE CU . . . . . beryllium copper
BFO . . . . beat frequency oscillator
BH . . . . . binder head
BKDN . . . . . breakdown
BP . . . . . bandpass
BPF . . . . . bandpass filter
BRS . . . . . brass
BWO . . . . backward-wave oscillator
CAL . . . . . calibrate
ccw . . . . counter-clockwise
CER . . . . . ceramic
CHAN . . . . . channel
cm . . . . . centimeter
CMO . . cabinet mount only
COAX . . . . . coaxial
COEF . . . . . coefficient
COM . . . . . common
COMP . . . . . composition
COMPL . . . . . complete
CONN . . . . . connector
CP . . . . . cadmium plate
CRT . . . cathode-ray tube
CTL . . . . complementary transistor logic
CW . . . . continuous wave
cw . . . . . clockwise
cm . . . . . centimeter
D/A . . . . digital-to-analog
dB . . . . . decibel
dBm . . . . decibel referred to 1 mW
dc . . . . . direct current
deg . . degree (temperature interval or difference)
. . ^{o} . . . degree (plane angle)
^{o}C . . . . . degree Celsius (centigrade)
^{o}F . . . . degree Fahrenheit
^{o}K . . . . . degree Kelvin
DEPC . . deposited carbon
DET . . . . . detector
diam . . . . . diameter
DIA . . . diameter (used in parts list)
DIFF AMPL . . . differential amplifier
div . . . . . division
DPDT . . . . double-pole, double-throw
DR . . . . . drive
DSB . . . . double sideband
DTL . . . . diode transistor logic
DVM . . . . digital voltmeter
ECL . . . . emitter coupled logic
EMF . . electromotive force
EDP . . . . . electronic data processing
ELECT . . . . . electrolytic
ENCAP . . . . . encapsulated
EXT . . . . . external
F . . . . . farad
FET . . . . . field-effect transistor
F/F . . . . . flip-flop
FH . . . . . flatt head
FIL H . . . . . fillister head
FM . frequency modulation
FP . . . . . front panel
FREQ . . . . . frequency
FXD . . . . . fixed
g . . . . . gram
GE . . . . . germanium
GHz . . . . . gigahertz
GL . . . . . glass
GRD . . . . . ground(ed)
H . . . . . henry
h . . . . . hour
HET . . . . . heterodyne
HEX . . . . . hexagonal
HD . . . . . head
HDW . . . . . hardware
HF . . . . . high frequency
HG . . . . . mercury
HI . . . . . high
HP . . . . Hewlett-Packard
HPF . . . . . high pass filter
HR . . . . . hour (used in parts list)
HV . . . . . high voltage
Hz . . . . . Hertz
IC . . . . . integrated circuit
ID . . . . . inside diameter
IF . . . . . intermediate frequency
IMPG . . . . . impregnated
in . . . . . inch
INCD . . . . . incandescent
INCL . . . . . include(s)
INP . . . . . input
INS . . . . . insulation
INT . . . . . internal
kg . . . . . kilogram
kHz . . . . . kilohertz
kΩ . . . . . kilohm
kV . . . . . kilovolt
lb . . . . . pound
LC . . . . . inductance-capacitance
LED . . light-emitting diode
LF . . . . . low frequency
LG . . . . . long
LH . . . . . left hand
LIM . . . . . limit
LIN . . . . linear taper (used in parts list)
lin . . . . . linear
LK WASH . . . lock washer
LO . . . low; local oscillator
LOG . . . logarithmic taper (used in parts list)
log . . . . . logarithm(ic)
LPF . . . . . low pass filter
LV . . . . . low voltage
m . . . . . meter (distance)
mA . . . . . milliampere
MAX . . . . . maximum
MΩ . . . . . megohm
MEG . . . . meg (10^{6}) (used in parts list)
MET FLM . . . . metal film
MET OX . . . metallic oxide
MF . . . medium frequency; microfarad (used in parts list)
MFR . . . . . manufacturer
mg . . . . . milligram
MHz . . . . . megahertz
mH . . . . . millihenry
mho . . . . . mho
MIN . . . . . minimum
min . . . . . minute (time) . . . . . minute (plane angle)
MINAT . . . . . miniature
mm . . . . . millimeter
MOD . . . . . modulator
MOM . . . . . momentary
MOS . . . . . metal-oxide semiconductor
ms . . . . . millisecond
MTG . . . . . mounting
MTR . . . meter (indicating device)
mV . . . . . millivolt
mVac . . . . . millivolt, ac
mVdc . . . . . millivolt, dc
mVpk . . . . millivolt, peak
mVp-p . . . millivolt, peak-to-peak
mVrms . . . . millivolt, rms
mW . . . . . milliwatt
MUX . . . . . multiplex
MY . . . . . mylar
μA . . . . . microampere
μF . . . . . microfarad
μH . . . . . microhenry
μmho . . . . . micromho
μs . . . . . microsecond
μV . . . . . microvolt
μVac . . . . . microvolt, ac
μVdc . . . . . microvolt, dc
μVp-p . . . microvolt, peak-to-peak
μVrms . . . . microvolt, rms
μW . . . . . microwatt
nA . . . . . nanoampere
NC . . . . . no connection
N/C . . . . . normally closed
NE . . . . . neon
NEG . . . . . negative
nF . . . . . nanofarad
NI PL . . . . . nickel plate
N/O . . . . . normally open
NOM . . . . . nominal

NOTE

All abbreviations in the parts list will be in upper-case.

Table 6–1. Abbreviations for Replaceable Parts List (cont'd)

NORM . . . . . normal
NPN . . . negative-positive-negative
NPO . . . . negative-positive zero (zero temperature coefficient)
NRFR . . not recommended for field replacement
NSR . . . . . not separately replaceable
ns . . . . . nanosecond
nW . . . . . nanowatt
OBD . order by description
OD . . . . outside diameter
OH . . . . . oval head
OP AMPL . . . . operational amplifier
OPT . . . . . option
OSC . . . . . oscillator
OX . . . . . oxide
oz . . . . . ounce
Ω . . . . . ohm
P . . . . peak (used in parts list)
PAM . . . . pulse-amplitude modulation
PC . . . . . printed circuit
PCM . . pulse-code modulation; pulse-count modulation
PDM . . . . pulse-duration modulation
pF . . . . . picofarad
PH BRZ . phosphor bronze
PHL . . . . . Phillips
PIN . . . . positive-intrinsic-negative
PIV . . . . . peak inverse voltage
pk . . . . . peak
PL . . . . . phase lock
PLO . . . . . phase lock oscillator
PM . . . . phase modulation
PNP . . . . positive-negative-positive
P/O . . . . . part of
POLY . . . . . polystyrene
PORC . . . . . porcelain
POS . . positive; position(s) (used in parts list)
POSN . . . . . position
POT . . . . . potentiometer
p-p . . . . . peak-to-peak
PP . . . peak-to-peak (used in parts list)
PPM . . . . . pulse-position modulation
PREAMPL . . . preamplifier
PRF. . . . . pulse-repetition frequency
PRR . . . . pulse repetition rate
ps . . . . . picosecond
PT . . . . . point
PTM . . . . . pulse-time modulation
PWM . . . . . pulse-width modulation
PWV . . . . . peak working voltage
RC . resistance-capacitance
RECT . . . . . rectifier
REF . . . . . reference
REG . . . . . regulated
REPL . . . . . replaceable
RF . . . . . radio frequency
RFI. . . . . radio frequency interference
RH . . . . round head; right hand
RLC . . . . . resistance-inductance-capacitance
RMO . . . rack mount only
rms . . . . root-mean-square
RND . . . . . round
ROM . . read-only memory
R&P . . . . . rack and panel
RWV . . . . reverse working voltage
S . . . scattering parameter
s . . . . . second (time)
". . second (plane angle)
S-B . . . . slow-blow (fuse) (used in parts list)
SCR . . . silicon controlled rectifier; screw
SE . . . . . selenium
SECT . . . . . sections
SEMICON . . . . . semiconductor
SHF . . . . . superhigh frequency
SI . . . . . silicon
SIL . . . . . silver
SL . . . . . slide
SNR . . signal-to-noise ratio
SPDT . . . . . single-pole, double-throw
SPG . . . . . spring
SR . . . . . split ring
SPST . . . . . single-pole, single-throw
SSB . . . . single sideband
SST . . . . . stainless steel
STL . . . . . steel
SQ . . . . . square
SWR . . standing-wave ratio
SYNC . . . . . synchronize
T . . timed (slow-blow fuse)
TA . . . . . tantalum
TC . . . . . temperature compensating
TD . . . . . time delay
TERM . . . . . terminal
TFT . . thin-film transistor
TGL . . . . . toggle
THD . . . . . thread
THRU . . . . . through
TI . . . . . titanium
TOL . . . . . tolerance
TRIM . . . . . trimmer
TSTR . . . . . transistor
TTL . . transistor-transistor logic
TV . . . . . television
TVI television interference
TWT . . traveling wave tube
U . . . . micro (10^6) (used in parts list)
UF . . . microfarad (used in parts list)
UHF . . ultrahigh frequency
UNREG . . . . unregulated
V . . . . . volt
VA . . . . . voltampere
Vac . . . . . volts, ac
VAR . . . . . variable
VCO . . . voltage-controlled oscillator
Vdc . . . . . volts, dc
VDCW . . volts, dc, working (used in parts list)
V(F) . . . . . volts, filtered
VFO . . variable-frequency oscillator
VHF . . . . . very-high frequency
Vpk . . . . . volts, peak
Vp-p . . volts, peak-to-peak
Vrms . . . . . volts, rms
VSWR . . . voltage standing wave ratio
VTO . . . . . voltage-tuned oscillator
VTVM . . . . Vacuum-tube voltmeter
V(X) . . . . . volts, switched
W . . . . . watt
W . . . . . with
WIV . . . . working inverse voltage
WW . . . . . wirewound
W/O . . . . . without
YIG . . yttrium-iron-garnet
Z_o . . . . . characteristic impedance

MULTIPLIERS

Abbreviation	Prefix	Multiple
T	tera	10^{12}
G	giga	10^{9}
M	mega	10^{6}
k	kilo	10^{3}
da	deka	10
d	deci	10^{-1}
c	centi	10^{-2}
m	milli	10^{-3}
μ	micro	10^{-6}
n	nano	10^{-9}
p	pico	10^{-12}
f	femto	10^{-15}
a	atto	10^{-18}

NOTE

All abbreviations in the parts list will be in upper-case.

F.g 6-1
Oct 1993





NOTE: BOARD NUMBERS IN BRACKETS e.g. (A30) ARE APPLICABLE TO OPTION 001 ONLY. A10 & A11 (A30 & A31) ARE SUB-ASSEMBLIES OF A40 & A41 RESPECTIVELY.



NOTE: DETAILS ON REMOVAL OF THE COMPLETE FRONT PANEL ASSEMBLY ARE GIVEN IN SERVICE BLOCK 3

Figure 6–1. Frame Parts and Board Identification Diagram
(Instrument shown with Option 001 fitted)

Fig 6-1
Sht 2 of 3

A1 (A21)

A1 (A21)
(MOTHERBOARD)

ULATOR BD)
OPTION 001 ONLY

BRACKETS e.g. (A30)
N 001 ONLY.
SUB-ASSEMBLIES OF



AL OF THE COMPLETE
RE GIVEN IN



Fig 6-1
Sht 3 of 3



Table 6–3. Replaceable Parts

REFERENCE DESIGNATOR	C D	H-P PART NUMBER	DESCRIPTION
FRAME			
A1		08111-66501	BD AY-MOTHER
A2		08111-66502	BD AY-REGULATOR
A4		08111-66504	BD AY-WIDTH GEN
A5		08111-66505	BD AY VCO
A6		08111-66506	BD AY SHAPER
A7		08111-66507	BD AY-CONTROL
A8		08111-66508	BD AY-OUTPUT
A10 } SEE NOTE		08111-66510	BD AY-DISPLAY
A11 } SEE NOTE		08111-66511	BD AY-SWITCH UPR
A12		08111-66512	BD AY-SWITCH LOW
A13		08111-66513	BD AY-SW & FUSE
C1	8	0160-4323	C-F 0.047UF 20%
F1	2	2110-0360	FUSE .75A
F2	6	2110-0421	FUSE .375A 250V
J1	3	1250-0118	CONN BNC BLKHD
J2	3	1250-0118	CONN BNC BLKHD
J3	3	1250-0118	CONN BNC BLKHD
L1	5	9170-0013	CORE FERRA .375
L2	5	9170-0013	CORE FERRA .375
L3	5	9170-0013	CORE FERRA .375
MP1		4040-1968	PANEL FRONT
MP2		08111-00201	PANEL SUB
MP3		08111-01208	BRACKET-SUB-PNL
MP4		08111-01209	BRACKET-SUB PNL
MP5		08111-01210	BRACKET-SUB-PNL
MP6		08111-01201	BRKT-FRONT
MP7		08111-01202	BRKT-BOTTOM
MP8		08111-01204	BRKT-POWER
MP9		08111-01205	BRKT-XFMR
MP10		08111-01206	BRKT-SIDE LEFT
MP11		08111-01207	BRKT-SIDE RIGHT
MP12		08111-02302	HT-SNK-XSTR
MP13		08111-02305	HT-SNK OUT HLDR
MP14		08111-04101	COVER TOP
MP15		08111-04102	COVER BOTTOM
MP16		08111-21101	HEATSINK REAR
MP17	8	5020-8813	FRAME FRONT
MP18		08116-21103	FRM REAR(MODIFY)
MP19	5	5040-1135	COUPLER PWR SW
MP20	7	5001-0438	TRIM STRIP
MP22	9	5020-8830	SIDE STRUTS
MP23	8	5040-7201	FOOT
MP24	0	5040-7203	TRIM STRIP
MP25	3	5040-7222	RR FEET NON-SKID
MP26	3	5040-9301	PUSH ROD-SW
MP27	5	5041-0531	KEY
MP28	7	8120-1689	PWR CORD SET
MP29	5	1460-1345	TILT STAND
MP30		08111-00202	PANEL REAR
MP31	2	0370-1005	KNOB BASE PTR
MP32	3	2950-0072	NUT HEX .25-32
MP33		0535-0036	NUT HEX M7X0.75
MP34		08111-22501	RING
MP35	5	0360-1190	TERM-LUG SLDR
MP36	3	2190-0016	WASH-LOCK INT3/8
MP37	8	2950-0043	NUT-HEX .375-32
MP38	4	2190-0067	WASH-LOCK .408ID
MP39	1	0590-0836	NUT 1/4-40
MP40		08111-00606	SHIELD FUSE
MP42		0340-1041	INSULATOR
Q3	6	1853-0212	XSTR 2N5194 SI
Q4	5	1854-0368	XSTR 2N5191
Q7	6	1853-0212	XSTR 2N5194 SI
Q8	5	1854-0368	XSTR 2N5191
S1	8	3101-0851	CAP PUSH BUTTON
S2	6	3101-1261	SW PBTN SPDT
T1		08111-61101	XFMR-PWR
W1		08111-61601	CBL AY SIG OUT
W2		08111-61602	CBL AY TRIG OUT
R1		0698-8827	R-F 1M 1 % .125W

*NOTE: A10 & A11 ARE SUB-ASSEMBLIES OF A40 AND ARE NOT SEPARATELY AVAILABLE.

Table 6–3. Replaceable Parts (cont'd)

REFERENCE DESIGNATOR		C D	H-P PART NUMBER	DESCRIPTION
A1			08111-66501	BD AY-MOTHER
A1	C1		0180-3158	C-F ELCO 6800UF
A1	C2		0180-3162	C-F ELCO 4700UF
A1	C3		0180-3161	C-F ELCO 3300VF
A1	C4		0180-3161	C-F ELCO 3300VF
A1	CR1	3	1901-0638	DIO AY-SI 100V
A1	CR2	7	1906-0096	DIO-FULL WAVE BR
A1	J1	7	1251-3825	CONNECTOR, 5 PIN
A1	J2	8	1251-2026	CONN PC 36CONT R
A1	J4	8	1251-2026	CONN PC 36CONT R
A1	J5	8	1251-2026	CONN PC 36CONT R
A1	J6	8	1251-2026	CONN PC 36CONT R
A1	J7	8	1251-2026	CONN PC 36CONT R
A1	J8	8	1251-2026	CONN PC 36CONT R
A1	J12		1251-7456	CONN 25 CONT
A1	R12	1	0757-0197	R-F 1.5K1% .5W
A1	R13	1	0757-0197	R-F 1.5K1% .5W
A1	R20	6	0812-0045	R-F .15 5% 3W
A1	R21	6	0812-0045	R-F .15 5% 3W
A1	R25	9	0757-0731	R-F 825 1% .25W
A1	R28	9	0757-0731	R-F 825 1% .25W
A1	R31	4	0811-2455	R-F 2 1% 3W
A1	R32	4	0811-2455	R-F 2 1% 3W
A1	R39	3	0757-0280	R-F 1K1% .125W F
A1	R40	3	0757-0280	R-F 1K1% .125W F
A1	R41	3	0757-0280	R-F 1K1% .125W F
A1	R42	3	0757-0280	R-F 1K1% .125W F
A2			08111-66502	BD AY-REGULATOR
A2	C5	6	0180-0228	C-F 22UF 15V
A2	C6	1	0160-3724	C-F .47UF 40V
A2	C7		0180-3163	C-F 220UF 10V AL
A2	C9	8	0160-4365	C-F 470PF 5%
A2	C11	3	0160-2306	CAP 27PF 5% 300V
A2	C12	5	0180-2207	C-F 100UF 10V
A2	C14	0	0140-0193	C-F 82PF 300V
A2	C15		0180-3156	C-F ELCO 47UF63V
A2	C17	3	0140-0196	C-F 150PF 300V
A2	C18		0180-3156	C-F ELCO 47UF63V
A2	C20	3	0180-0291	C-F 1UF 35V
A2	CR3	1	1901-1098	DIO-SWIT,1N4150
A2	CR4	1	1901-1098	DIO-SWIT,1N4150
A2	CR5	1	1901-1098	DIO-SWIT,1N4150
A2	CR6	1	1901-1098	DIO-SWIT,1N4150
A2	CR7	1	1901-1098	DIO-SWIT,1N4150
A2	CR8	1	1901-1098	DIO-SWIT,1N4150
A2	CR9	1	1901-1098	DIO-SWIT,1N4150
A2	CR10	1	1901-1098	DIO-SWIT,1N4150
A2	CR11	1	1901-1098	DIO-SWIT,1N4150
A2	CR12	1	1901-1098	DIO-SWIT,1N4150
A2	CR13	1	1901-1098	DIO-SWIT,1N4150
A2	CR14	1	1901-1098	DIO-SWIT,1N4150
A2	MP1	3	4040-0748	PC EXTR BD BLK
A2	MP2	7	4040-0750	PC EXTR BD RED
A2	MP3		1205-0295	HEAT-SINK
A2	MP4		1205-0295	HEAT-SINK
A2	Q1	2	1853-0036	XSTR SI 2N3906
A2	Q2	2	1853-0036	XSTR SI 2N3906
A2	Q5	1	1854-0215	XSTR SI 2N3904
A2	Q6	2	1853-0036	XSTR SI 2N3906
A2	Q9	1	1854-0637	XSTR SI 2219A
A2	Q10	9	1853-0314	XSTR 2N2905A PNP
A2	R1	5	0757-0349	R-F 22.6K1%
A2	R2	0	0698-4483	R-F 18.7K1%
A2	R3	9	0698-4458	R-F 590 1% .125W
A2	R4	2	0698-3495	R-F 866 1% .125W
A2	R5	2	2100-3349	R-VAR 100 -+10%
A2	R6	2	0698-4401	R-F 95.3 1%
A2	R7	5	0698-3456	R-F 287K1% .125W
A2	R8	7	0757-0200	R-F 5.62K1%
A2	R9	6	0698-4520	R-F 143K1% .125W
A2	R10	2	0757-0453	R-F 30.1K1%.125W
A2	R14	8	0757-0178	R-F 100 1% .25W
A2	R15	8	0757-0178	R-F 100 1% .25W
A2	R16	2	0757-0411	R-F 332 1% .125W
A2	R17	6	0698-3499	R-F 40.2K1%
A2	R18	6	0698-3499	R-F 40.2K1%
A2	R19		0698-4421	R-F 249 1% .125W
A2	R22	9	0698-3153	R-F 3.83K1%
A2	R23	4	0698-4502	R-F 64.9K1%
A2	R24	2	0698-6887	R-F 20.8K 5%
A2	R26	0	0757-0401	R-F 100 1% .125W
A2	R27	0	0757-0401	R-F 100 1% .125W
A2	R29	7	0698-8961	R-F 909K 1% .125
A2	R30	6	0698-8704	R-F 665K
A2	R33	7	0698-4521	R-F 154K1% .125W
A2	R34	9	0698-8038	R-F 5.9K K%
A2	R35	2	0698-3247	R-F 4.53K.25%
A2	R36	0	0757-0401	R-F 100 1% .125W
A2	R37	5	2100-3350	R-VAR 200 10%
A2	R38	3	0757-0280	R-F 1K1% .125W F
A2	R40		1810-0567	R-NETWORK 8X20K
A2	R41	3	1810-0037	R-NETWORK DIP
A2	U1	7	1826-0161	IC-LM 324N
A2	U2	7	1826-0161	IC-LM 324N
A2	U3	9	1826-0147	IC V RGLTR
A2	U4	6	1826-0277	IC LM 320 V RGLT
A2	VR1	7	1902-0680	DIO 6.2V 5% .25W
A2	VR2	8	1902-0962	DIODE,ZENER
A2	VR3	8	1902-0962	DIODE,ZENER
A4			08111-66504	BD AY-WIDTH GEN
A4	C1	6	0121-0165	C-VAR 7-25PF
A4	C2	3	0160-3875	C-F 22PF 5% 200V
A4	C3	2	0160-2454	C-F 620PF 300V
A4	C4	7	0160-4348	C-F 6800PF 100V
A4	C5	9	0160-4580	C-F .068UF 1%
A4	C6	4	0160-4577	C-F .68UF 1% 40V
A4	C7	2	0160-4575	C-F 6.8UF 2% 40V
A4	C8	9	0160-0174	C-F .47UF .25VCER
A4	C9	9	0160-0174	C-F .47UF 25VCER
A4	C10	3	0160-4386	C-F 33PF 5% 200V

Table 6–3. Replaceable Parts (cont'd)

REFERENCE DESIGNATOR		C D	H-P PART NUMBER	DESCRIPTION
A4	C11	7	0160-3879	C-F .01UF 100V
A4	C12	9	0160-0174	C-F .47UF 25VCER
A4	C13	5	0160-0576	C-F .1UF 20% CER
A4	C14	1	0180-0116	C-F 6.8UF 35V TA
A4	C15	7	0160-3879	C-F .01UF 100V
A4	C16	5	0160-0576	C-F .1UF 20% CER
A4	C17	3	0180-0291	C-F 1UF 35V
A4	C18	4	0160-4527	C-F 56PF 5% 200V
A4	C19	5	0160-0576	C-F .1UF 20% CER
A4	C21	5	0160-0576	C-F .1UF 20% CER
A4	C22	5	0160-0576	C-F .1UF 20% CER
A4	CR2	8	1901-0047	DIO SI 20V 10NS
A4	CR3	1	1901-1098	DIO-SWIT.1N4150
A4	CR4	1	1901-1098	DIO-SWIT.1N4150
A4	CR5	1	1901-1098	DIO-SWIT.1N4150
A4	CR8	1	1901-1098	DIO-SWIT.1N4150
A4	CR9	1	1901-1098	DIO-SWIT.1N4150
A4	CR10	1	1901-1098	DIO-SWIT.1N4150
A4	CR11	1	1901-1098	DIO-SWIT.1N4150
A4	CR12	7	1901-0179	DIO SI 15V .75NS
A4	L1	0	9100-2251	COIL-CHOKE .22UH
A4	MP1	3	4040-0748	PC EXTR BD BLK
A4	MP2	9	4040-0752	PC EXTR BD YEL
A4	Q1	2	1854-0795	XSTR MPS-H10
A4	Q2	2	1854-0795	XSTR MPS-H10
A4	Q3	2	1854-0795	XSTR MPS-H10
A4	Q4	2	1853-0036	XSTR SI 2N3906
A4	Q5	2	1853-0036	XSTR SI 2N3906
A4	Q6	2	1853-0036	XSTR SI 2N3906
A4	Q7	2	1853-0036	XSTR SI 2N3906
A4	Q8	2	1853-0036	XSTR SI 2N3906
A4	Q9	2	1853-0036	XSTR SI 2N3906
A4	Q10	7	1853-0354	XSTR MPS H81
A4	Q11	7	1853-0354	XSTR MPS H81
A4	Q14	2	1853-0036	XSTR SI 2N3906
A4	Q15	7	1853-0354	XSTR MPS H81
A4	R1	6	0757-0407	R-F 200 1% .125W
A4	R2	9	0698-3442	R-F 237 1% .125W
A4	R3	8	0757-0417	R-F 562 1% .125W
A4	R4	2	0698-3437	R-F 133 1% .125W
A4	R5	9	0757-0278	R-F 1.78K1%
A4	R6	8	0757-0433	R-F 3.32K1%
A4	R7	0	0698-4425	R-F 1.54K1%
A4	R8	0	0698-4037	R-F 46.4 1%
A4	R9	7	0698-3432	R-F 26.1 1%
A4	R10	6	0698-3431	R-F 23.7 1%
A4	R11	2	0698-3495	R-F 866 1% .125W
A4	R12	6	0698-3150	R-F 2.37K1%
A4	R13	0	0698-3443	R-F 287 1% .125W
A4	R14	3	0698-4379	R-F 44.2 1%
A4	R15	5	0699-0070	R-F 3.16M 1%
A4	R16	5	0699-0070	R-F 3.16M 1%
A4	R17	5	0699-0070	R-F 3.16M 1%
A4	R18	5	0699-0070	R-F 3.16M 1%
A4	R19	5	0699-0070	R-F 3.16M 1%
A4	R20		1810-0337	R-NETWORK 8X4.7K
A4	R21	4	0757-0398	R-F 75 1% .125W
A4	R22	6	0698-3431	R-F 23.7 1%
A4	R25	0	0757-0394	R-F 51.1 1%
A4	R26	2	0698-3437	R-F 133 1% .125W
A4	R27	1	1810-0275	R-NETW 9X1KOHM
A4	R31	5	0698-4123	R-F 499 1% .125W
A4	R32	0	0757-0401	R-F 100 1% .125W
A4	R33	5	0757-0290	R-F 6.19K1%
A4	R34	5	2100-3350	R-VAR 200 10%
A4	R35	9	0757-0418	R-F 619 1% .125W
A4	R36	9	0757-0442	R-F 10K1% .125W
A4	R37	9	0757-0442	R-F 10K1% .125W
A4	R39	3	0698-4428	R-F 1.69K1%
A4	R40	0	0698-4433	R-F 2.26K1%
A4	R41	1	2100-3273	R-VAR 2K 10%
A4	R42	5	0757-0274	R-F 1.21K1%
A4	R43	0	0698-3245	R-F 20.5K1%
A4	R44	3	0757-0438	R-F 5.11K1%
A4	R45	9	0698-0084	R-F 2.15K 1% .125
A4	R47	9	0757-0442	R-F 10K1% .125W
A4	R55	7	0698-3432	R-F 26.1 1%
A4	R57	3	0698-4014	R-F 787 1% .125W
A4	R60	9	0757-0442	R-F 10K1% .125W
A4	R62	6	0757-0465	R-F 100K1% .125W
A4	R63	4	0757-0405	RES 162 1% .125W
A4	U1	7	1826-0111	IC-DUAL OP AMPL
A4	U2	7	1826-0111	IC-DUAL OP AMPL
A4	U3	7	1826-0161	IC-LM 324N
A4	U4	7	1826-0161	IC-LM 324N
A4	U5	3	1820-1216	IC-SN74LS138
A4	U6	1	1820-0802	IC-ECL 10102
A4	U7	8	1820-0817	IC DGTL MC 10131
A4	U8	3	1826-0026	IC-DGTL LM311H
A4	VR1	6	1902-0944	DIODE-ZENER
A4	VR2	2	1902-0958	DIO ZNR 10V 5%
A5			08111-66505	BD AY VCO
A5	C1	0	0160-4383	C-F 6.8PF 200V
A5	C2	8	0160-4521	C-F 12PF 5% 200V
A5	C3	6	0121-0165	C-VAR 7-25PF
A5	C4	1	0160-4318	C-F 330PF 1%
A5	C5	9	0160-2675	C-F 3900PF 300V
A5	C6		0160-5423	C-F .039UF 2%
A5	C7		0160-5425	C-F .39UF 2% 40V
A5	C8		0160-5460	C-F 3.9UF 63VDC
A5	C10	9	0180-0354	C-F 40UF 10V
A5	C11	2	0160-4492	C-F 18PF 200Y
A5	C13	4	0160-0575	C-F .047UF CER
A5	C14	9	0160-0174	C-F .47UF 25VCER
A5	C15	1	0160-0572	C-F 2200PF CER
A5	C16	7	0160-3879	C-F .01UF 100V
A5	C17	4	0160-0575	C-F .047UF CER
A5	C18	9	0160-0174	C-F .47UF 25VCER
A5	C20	5	0160-0576	C-F .1UF 20% CER
A5	C21	1	0160-3097	C-F .47UF CER
A5	C22	7	0160-3879	C-F .01UF 100V
A5	C24	7	0160-3879	C-F .01UF 100V
A5	CR1	1	1901-1098	DIO-SWIT.1N4150
A5	CR2	1	1901-1098	DIO-SWIT.1N4150
A5	CR3	1	1901-1098	DIO-SWIT.1N4150
A5	CR4	1	1901-1098	DIO-SWIT.1N4150
A5	CR5	1	1901-1098	DIO-SWIT.1N4150
A5	CR6	8	1901-0047	DIO SI 20V 10NS
A5	L1	9	9100-2250	COIL-CHOKE .18UH
A5	MP1	3	4040-0748	PC EXTR BD BLK

Table 6–3. Replaceable Parts (cont'd)

REFERENCE DESIGNATOR		CD	H-P PART NUMBER	DESCRIPTION
A5	MP2	0	4040-0753	PC EXTR BD GRN
A5	Q1	5	1854-0392	XSTR ST 2N 5088
A5	Q2	2	1853-0086	XSTR SI 2N5087
A5	Q3	2	1853-0086	XSTR SI 2N5087
A5	Q4	2	1853-0086	XSTR SI 2N5087
A5	Q5	2	1853-0086	XSTR SI 2N5087
A5	Q6	7	1853-0354	XSTR MPS H81
A5	Q7	7	1853-0354	XSTR MPS H81
A5	Q8	1	1854-0215	XSTR SI 2N3904
A5	Q9	1	1854-0215	XSTR SI 2N3904
A5	Q10	1	1854-0215	XSTR SI 2N3904
A5	Q11	1	1854-0215	XSTR SI 2N3904
A5	Q12	1	1854-0215	XSTR SI 2N3904
A5	Q13	1	1854-0215	XSTR SI 2N3904
A5	R1	5	0698-7226	R-F 383 1% .05W
A5	R2	4	0698-4453	R-F 402 1% .125W
A5	R3	0	0757-0401	R-F 100 1% .125W
A5	R4	8	0757-0384	R-F 20 1% .125W
A5	R5	7	2100-3352	R-VAR 1K .5W
A5	R6	1	0757-0428	RES 1.62K 1%.125
A5	R7	1	0757-0428	RES 1.62K 1%.125
A5	R8	7	2100-3352	R-VAR 1K .5W
A5	R9	9	0757-0278	R-F 1.78K1%
A5	R10	6	2100-3351	RES TRMR 500 10%
A5	R11	4	0698-3439	RES 178 1% .125W
A5	R13	2	0757-0453	R-F 30.1K1%.125W
A5	R14	6	0757-0449	R-F 20K1% .125W
A5	R15	7	0757-0200	R-F 5.62K1%
A5	R16	8	0698-3558	R-F 4.02K1%
A5	R20	7	0698-7236	R-F 1K 1% .05W
A5	R21	1	0698-3452	R-F 147K1% .125W
A5	R22	4	0757-0447	R-F 16.2K 1%.125
A5	R23	6	0698-3499	R-F 40.2K1%
A5	R24	2	0698-3271	R-F 115K1% .125W
A5	R26	5	0698-3498	R-F 8.66K1%
A5	R27	5	0698-3498	R-F 8.66K1%
A5	R28	3	0698-4501	R-F 59K1% .125W
A5	R38	9	0698-7238	R-F 1.21K 1%.05
A5	R39	2	0757-0338	R-F 1K1% .25W F
A5	R40	0	0698-3154	R-F 4.22K 1%
A5	R41	7	0757-0458	R-F 51.1K1%
A5	R42	8	0698-3136	R-F 17.8K1%
A5	R43	4	0757-0124	R-F 39.2K1%
A5	R44	0	0698-0077	R-F 93.1K 1%
A5	R45	9	0698-3484	R-F 6.65K1%
A5	R46	1	0698-4492	R-F 32.4K1%
A5	R47	2	0698-4493	R-F 34K1% .125W
A5	R48	9	0757-0442	R-F 10K1% .125W
A5	R49	6	0698-3259	R-F 7.87K1%
A5	R50	1	2100-3273	R-VAR 2K 10%
A5	R51	1	0757-0428	RES 1.62K 1%.125
A5	R52	6	2100-3351	RES TRMR 500 10%
A5	R53	4	0757-0281	R-F 2.74K1%
A5	R54	1	2100-3273	R-VAR 2K 10%
A5	R55	3	0757-0438	R-F 5.11K1%
A5	R56	6	0698-4447	R-F 280 1% .125W
A5	R57	8	0698-4308	R-F 16.9K 1%1/8W
A5	R58	1	0698-4468	R-F 1130 1% 1/8W
A5	R59	1	0698-4468	R-F 1130 1% 1/8W
A5	R60	9	0757-0418	R-F 619 1% .125W
A5	R61	2	0698-3700	R-F 715 1% .125W
A5	R62	2	0698-3700	R-F 715 1% .125W
A5	R63	5	0757-0464	R-F 90.9K1%
A5	R64	7	0698-7195	R-F 19.6 1%.05W
A5	R65	5	2100-3350	R-VAR 200 10%
A5	R67	4	0757-0281	R-F 2.74K1%
A5	R68	7	2100-3352	R-VAR 1K .5W
A5	R69	0	0698-3451	RES 133K 1%.125W
A5	R70	4	0698-8827	R-F 1M 1% .125W
A5	R71	4	0698-8827	R-F 1M 1% .125W
A5	R72	4	0698-8827	R-F 1M 1% .125W
A5	R73	4	0698-8827	R-F 1M 1% .125W
A5	R74	4	0698-8827	R-F 1M 1% .125W
A5	R75	4	0698-8827	R-F 1M 1% .125W
A5	R76		1810-0470	R-NETWORK 8X2.2K
A5	R82	4	0757-0273	R-F 3.01K1%
A5	R86	0	2100-3355	R-VAR 100K
A5	R87	9	0698-8913	RES.FXD. 1.5MOHM
A5	R88	0	2100-3355	R-VAR 100K
A5	R89	9	0698-8913	RES.FXD. 1.5MOHM
A5	R90	9	2100-3354	R-VAR 50K 10%
A5	R91	4	0698-8827	R-F 1M 1% .125W
A5	R94	7	0698-7236	R-F 1K 1% .05W
A5	R95	9	0757-0442	R-F 10K1% .125W
A5	R96	9	1810-0207	R-F ARRAY 22K
A5	U1		1826-0955	TRIANGLE/SLOPE GEN.
A5	U2	7	1826-0111	IC-DUAL OP AMPL
A5	U3	7	1826-0111	IC-DUAL OP AMPL
A5	U4	9	1826-0543	IC 714
A5	U6	7	1826-0161	IC-LM 324N
A5	U7	7	1826-0161	IC-LM 324N
A5	U8	0	1820-0471	IC SN7406 INVERT
A5	U9	9	1826-0501	IC-CMOS 4053B
A5	U10	9	1826-0501	IC-CMOS 4053B
A5	U11	2	1820-1546	IC-4052B
A5	U12	9	1826-0501	IC-CMOS 4053B
A5	U14	3	1820-1216	IC-SN74LS138
A5	U16	6	1820-1201	IC-SN74LS08N
A5	U17	6	1820-1201	IC-SN74LS08N
A5	VR2	7	1902-0961	DIODE-ZENER
A6			08111-66506	BD AY SHAPER
A6	C1		0180-3155	C-F ELCO 100UF
A6	C2	5	0160-0576	C-F .1UF 20% CER
A6	C2	6	0160-3878	C-F .001UF 100V
A6	C3	5	0160-0576	C-F .1UF 20% CER
A6	C4	5	0160-0576	C-F .1UF 20% CER
A6	C5	5	0160-0576	C-F .1UF 20% CER
A6	C6	5	0160-0576	C-F .1UF 20% CER
A6	C6	6	0160-3878	C-F .001UF 100V
A6	C7	3	0160-3875	C-F 22PF 5% 200V
A6	C8	9	0160-0174	C-F .47UF 25VCER
A6	C9	9	0160-0174	C-F .47UF 25VCER
A6	C10	9	0160-0174	C-F .47UF 25VCER
A6	C11	9	0160-0174	C-F .47UF 25VCER
A6	C12	4	0160-4527	C-F 56PF 5% 200V
A6	C13	5	0160-0576	C-F .1UF 20% CER
A6	C14	9	0160-0174	C-F .47UF 25VCER
A6	C15	9	0160-0174	C-F .47UF 25VCER
A6	C16	5	0160-0576	C-F .1UF 20% CER
A6	C17	3	0160-3875	C-F 22PF 5% 200V
A6	CR1	8	1901-0047	DIO SI 20V 10NS
A6	CR2	8	1901-0047	DIO SI 20V 10NS
A6	CR3	8	1901-0047	DIO SI 20V 10NS
A6	CR4	8	1901-0047	DIO SI 20V 10NS
A6	L1	4	9100-2247	COIL-CHOKE .10UH

Table 6–3. Replaceable Parts (cont'd)

REFERENCE DESIGNATOR		C D	H-P PART NUMBER	DESCRIPTION
A6	MP1	3	4040-0748	PC EXTR BD BLK
A6	MP2	1	4040-0754	PC EXTR BD BLU
A6	Q2	2	1853-0218	XSTR SI PNP
A6	Q4	7	1854-0477	XSTR NPN 2N2222A
A6	Q5	2	1854-0795	XSTR MPS-H10
A6	Q1A		5180-2409	XSTR SEL PAIR
A6	Q1B		5180-2409	XSTR SEL PAIR
A6	R1	1	1810-0275	R-NETW 9X1KOHM
A6	R2	3	0757-0280	R-F 1K1% .125W F
A6	R3	9	0698-3202	R-F 1.74K1%
A6	R4	9	0757-1094	R-F 1.47K1%
A6	R5	0	0698-4037	R-F 46.4 1%
A6	R6	7	2100-3352	R-VAR 1K .5W
A6	R7	7	0698-7260	R-F 10K 1% .05W
A6	R8	4	0698-3132	R-F 261 1% .125W
A6	R9	1	0757-0428	RES 1.62K 1%.125
A6	R10	7	2100-3352	R-VAR 1K .5W
A6	R11	1	0757-0428	RES 1.62K 1%.125
A6	R12	4	0698-3132	R-F 261 1% .125W
A6	R13	8	0698-3136	R-F 17.8K1%
A6	R14	0	2100-3355	R-VAR 100K
A6	R15	0	2100-3355	R-VAR 100K
A6	R16	0	2100-3355	R-VAR 100K
A6	R17	8	2100-3353	R-VAR 20K .5W
A6	R18	8	2100-3353	R-VAR 20K .5W
A6	R19	8	0757-0277	R-F 49.9 1%
A6	R20	8	0757-0277	R-F 49.9 1%
A6	R21	9	0698-7238	R-F 1.21K 1%.05
A6	R22	3	0757-0280	R-F 1K1% .125W F
A6	R23	8	2100-3353	R-VAR 20K .5W
A6	R24	1	2100-3273	R-VAR 2K 10%
A6	R25	8	0698-3558	R-F 4.02K1%
A6	R26	8	0757-0433	R-F 3.32K1%
A6	R27	7	2100-3352	R-VAR 1K .5W
A6	R28	9	0698-3434	R-F 34.8 1%
A6	R29	0	0698-4409	R-F 127 1% .125W
A6	R30	3	0757-0280	R-F 1K1% .125W F
A6	R31	3	0757-0280	R-F 1K1% .125W F
A6	R32	0	0698-4409	R-F 127 1% .125W
A6	R33	1	2100-3273	R-VAR 2K 10%
A6	R34	5	0698-3430	R-F 21.5 1%
A6	R35	5	0698-3430	R-F 21.5 1%
A6	R36	1	2100-3207	R-VAR 5K 10%
A6	R37	1	0757-0999	R-F 47.5 1% .5W
A6	R38	1	0757-0999	R-F 47.5 1% .5W
A6	R39	0	0757-0401	R-F 100 1% .125W
A6	R40	0	0757-0401	R-F 100 1% .125W
A6	R41		0698-4421	R-F 249 1% .125W
A6	R42	1	0698-7222	R-F 261 1% .05W
A6	R43	5	0698-4123	R-F 499 1% .125W
A6	R44	8	0757-0277	R-F 49.9 1%
A6	R45	0	0757-0401	R-F 100 1% .125W
A6	R46	8	0757-0277	R-F 49.9 1%
A6	R47	0	0698-4392	R-F 71.5 1/8W 1%
A6	R48	5	0698-7226	R-F 383 1% .05W
A6	U1	2	1820-1546	IC-4052B
A6	U3	1	1820-0802	IC-ECL 10102
A6	U4	5	1820-1052	IC DGTL MC 10125
A6	U2		1826-0923	SHAPER/VERNIER IC
A6	VR1	6	1902-3097	DIO 5.23V 2% .4W
A7			08111-66507	BD AY-CONTROL
A7	C1	9	0160-0174	C-F .47UF 25VCER
A7	C2	9	0160-0174	C-F .47UF 25VCER
A7	C3		0180-3155	C-F ELCO 100UF
A7	C4		0180-3155	C-F ELCO 100UF
A7	C5	9	0160-0174	C-F .47UF 25VCER
A7	C6	5	0160-0576	C-F .1UF 20% CER
A7	C7	5	0160-0576	C-F .1UF 20% CER
A7	C8	5	0160-0576	C-F .1UF 20% CER
A7	CR1	7	1901-0731	DIO-PWR 400V 1A
A7	MP1	3	4040-0748	PC EXTR BD BLK
A7	MP2	2	4040-0755	PC EXTR BD VIO
A7	R1	8	1810-0280	R-NETWORK 9X10K
A7	R2	5	0698-4123	R-F 499 1% .125W
A7	R7	5	0698-4123	R-F 499 1% .125W
A7	R9	9	0757-0442	R-F 10K1% .125W
A7	U1	5	1820-1416	TTL SN74LS14N
A7	U3	1	1820-1199	IC SN74LS 04
A7	U4	1	1820-1199	IC SN74LS 04
A7	U6	6	1820-1144	IC SN74LS02N
A7	U7	6	1820-1144	IC SN74LS02N
A7	U8	7	1820-1202	IC DGTL SN74LS10
A7	U9	7	1820-1202	IC DGTL SN74LS10
A7	U10	6	1820-1243	IC SN 74LS15N
A7	U11	6	1820-1243	IC SN 74LS15N
A7	U12	6	1820-1194	IC-SN74LS193N
A7	U13	6	1820-1194	IC-SN74LS193N
A7	U14	1	1820-1470	IC SN74LS157
A7	U15	3	1820-1216	IC-SN74LS138
A7	U16	8	1820-1112	IC DGTL SN74LS74
A7	U17	6	1820-1508	IC MC14017CP
A8			08111-66508	BD AY-OUTPUT
A8	C1	3	0160-4493	C-F 27PF 5% 200V
A8	C2		0180-3157	C-F ELCO 47UF40V
A8	C3		0180-3157	C-F ELCO 47UF40V
A8	C4	0	0160-4383	C-F 6.8PF 200V
A8	C5	6	0160-3878	C-F .001UF 100V
A8	C6	1	0160-3097	C-F .47UF CER
A8	C7	1	0160-3097	C-F .47UF CER
A8	C8	6	0160-3878	C-F .001UF 100V
A8	C9	6	0160-3878	C-F .001UF 100V
A8	C10	7	0160-3879	C-F .01UF 100V
A8	C11	8	0160-4381	C-F 1.5PF 200V
A8	C12	5	0160-0576	C-F .1UF 20% CER
A8	C13	5	0160-0576	C-F .1UF 20% CER
A8	C14		0121-0525	C-VAR 1-3PF NPO
A8	C15	5	0160-0576	C-F .1UF 20% CER
A8	C16	5	0160-0576	C-F .1UF 20% CER
A8	C17	5	0160-0576	C-F .1UF 20% CER
A8	C18	5	0180-0582	C-F 270UF 40V
A8	C19	5	0180-0582	C-F 270UF 40V
A8	C20	2	0160-4492	C-F 18PF 200Y
A8	C21	1	0160-3097	C-F .47UF CER
A8	C22		0180-3155	C-F ELCO 100UF
A8	C23	5	0160-0576	C-F .1UF 20% CER
A8	C24	1	0160-3097	C-F .47UF CER
A8	C25	1	0160-3097	C-F .47UF CER
A8	C26	0	0160-0571	C-F 470PF20% CER
A8	C27	4	0160-4387	C-F 47PF 200V
A8	C28	8	0160-4381	C-F 1.5PF 200V

Table 6–3. Replaceable Parts (cont'd)

REFERENCE DESIGNATOR		C D	H-P PART NUMBER	DESCRIPTION
A8	CR1	7	1901-0179	DIO SI 15V..75NS
A8	CR2	7	1901-0179	DIO SI 15V .75NS
A8	CR3	7	1901-0179	DIO SI 15V .75NS
A8	CR4	7	1901-0179	DIO SI 15V .75NS
A8	CR5	7	1901-0179	DIO SI 15V .75NS
A8	CR6	7	1901-0179	DIO SI 15V .75NS
A8	K1	5	0490-1137	RELAY-REED 1A
A8	K2	5	0490-1137	RELAY-REED 1A
A8	K3	5	0490-1137	RELAY-REED 1A
A8	L1	0	9170-0894	CORE MAGNETIC
A8	MP1	3	4040-0748	PC EXTR BD BLK
A8	MP2	2	4040-0747	PC EXTR BD GRA
A8	MP3		08111-02303	HEATSINK THERMO
A8	MP4		08111-02304	HEATSINK OUTPUT
A8	MP5	3	1205-0329	HT-SINK SGL
A8	MP6	3	1205-0329	HT-SINK SGL
A8	MP7	3	1205-0329	HT-SINK SGL
A8	MP8	3	1205-0329	HT-SINK SGL
A8	MP9	3	1205-0329	HT-SINK SGL
A8	MP10	3	1205-0329	HT-SINK SGL
A8	MP11	3	1205-0329	HT-SINK SGL
A8	MP12	3	1205-0329	HT-SINK SGL
A8	Q1	9	1854-0354	XSTR SI NPN
A8	Q2	2	1853-0218	XSTR SI PNP
A8	Q3	9	1854-0354	XSTR SI NPN
A8	Q4	2	1853-0218	XSTR SI PNP
A8	Q5	9	1853-0314	XSTR 2N2905A PNP
A8	Q6	1	1854-0637	XSTR SI 2219A
A8	Q7	7	1854-0477	XSTR NPN 2N2222A
A8	Q8	1	1854-0637	XSTR SI 2219A
A8	Q9	9	1853-0314	XSTR 2N2905A PNP
A8	Q10	1	1854-0637	XSTR SI 2219A
A8	Q11	9	1853-0314	XSTR 2N2905A PNP
A8	Q12	1	1854-0637	XSTR SI 2219A
A8	Q13	9	1853-0314	XSTR 2N2905A PNP
A8	Q16	2	1855-0082	XSTR FET P
A8	R1	1	0757-0387	R-F 27.4 1%
A8	R2	5	0757-0282	R-F 221 1% .125W
A8	R3	0	0698-4409	R-F 127 1% .125W
A8	R7	5	0757-0349	R-F 22.6K1%
A8	R10	8	0698-3516	R-F 6.34K1%
A8	R11	8	0698-3516	R-F 6.34K1%
A8	R12	4	0757-0447	R-F 16.2K 1%.125
A8	R13	8	0698-3178	R-F 487 1% .125W
A8	R14	5	2100-3350	R-VAR 200 10%
A8	R15	0	0757-0443	R-F 11K1% .125W
A8	R16	0	0757-0443	R-F 11K1% .125W
A8	R18	8	0757-0277	R-F 49.9 1%
A8	R19	8	0757-0277	R-F 49.9 1%
A8	R20	3	0757-0280	R-F 1K1% .125W F
A8	R21	3	0757-0280	R-F 1K1% .125W F
A8	R22	3	0757-0280	R-F 1K1% .125W F
A8	R23	3	0757-0280	R-F 1K1% .125W F
A8	R24	6	0757-0407	R-F 200 1% .125W
A8	R25	8	0698-3558	R-F 4.02K1%
A8	R26	8	0698-3558	R-F 4.02K1%
A8	R27	6	0757-0407	R-F 200 1% .125W
A8	R29	1	0757-0428	RES 1.62K 1%.125
A8	R30	1	0757-0428	RES 1.62K 1%.125
A8	R31	1	0698-4442	R-F 4.42K1%
A8	R32	1	0698-4442	R-F 4.42K1%
A8	R33	9	0757-0830	R-F 3.92K1% .5W
A8	R34	7	0698-7195	R-F 19.6 1% .05W
A8	R35	8	0698-7196	R-F 21.5 2% .05W
A8	R36	7	0698-7236	R-F 1K 1% .05W
A8	R37	1	0698-7222	R-F 261 1% .05W
A8	R38	8	0698-7196	R-F 21.5 2% .05W
A8	R39	7	0698-7195	R-F 19.6 1% .05W
A8	R40	8	0698-7188	R-F 10 2% .050W
A8	R41	8	0698-7188	R-F 10 2% .050W
A8	R42	1	0757-0428	RES 1.62K 1%.125
A8	R43	1	0757-0428	RES 1.62K 1%.125
A8	R44	2	0757-0346	R-F 10 1% .125W
A8	R45	2	0757-0346	R-F 10 1% .125W
A8	R46	2	0757-0346	R-F 10 1% .125W
A8	R47	2	0757-0346	R-F 10 1% .125W
A8	R48	3	0766-0025	R-F 101 2% 3W MO
A8	R49	3	0766-0025	R-F 101 2% 3W MO
A8	R50	3	0757-0818	R-F 825 1% .5W
A8	R51	2	0698-3601	R-F 10 5% 2W MO
A8	R52	2	0698-3601	R-F 10 5% 2W MO
A8	R53	2	0698-3601	R-F 10 5% 2W MO
A8	R54	2	0698-3601	R-F 10 5% 2W MO
A8	R55	8	2100-3353	R-VAR 20K .5W
A8	U1	9	1826-0543	IC 714
A8	U2	9	1826-0543	IC 714
A8	VR1	6	1902-0960	12V 400INW ZENER
A8	VR2	6	1902-0960	12V 400INW ZENER
A8	VR3	4	1902-0025	DIO 10V 5% .4W
A10			08111-56510	BD AY-DISPLAY
A10	C1	4	0160-4387	C-F 47PF 200V
A10	C2	9	0160-0174	C-F .47UF 25VCER
A10	C3	9	0160-0174	C-F .47UF 25VCER
A10	C4		0160-5437	C-F .068UF 160V
A10	C5	5	0160-0576	C-F .1UF 20% CER
A10	C8	5	0160-0576	C-F .1UF 20% CER
A10	C9	5	0160-0576	C-F .1UF 20% CER
A10	DS1		1990-0846	DISPLAY SOLID ST
A10	DS2		1990-0846	DISPLAY SOLID ST
A10	DS3		1990-0846	DISPLAY SOLID ST
A10	DS4		1990-0846	DISPLAY SOLID ST
A10	DS5	6	1990-0486	LED-VISIBLE RED
A10	DS6	6	1990-0486	LED-VISIBLE RED
A10	DS7	6	1990-0486	LED-VISIBLE RED
A10	DS8	6	1990-0486	LED-VISIBLE RED
A10	DS10	6	1990-0486	LED-VISIBLE RED
A10	DS11	6	1990-0486	LED-VISIBLE RED
A10	DS12	6	1990-0486	LED-VISIBLE RED
A10	DS13	6	1990-0486	LED-VISIBLE RED
A10	DS14	6	1990-0486	LED-VISIBLE RED
A10	DS15	6	1990-0486	LED-VISIBLE RED
A10	DS16	6	1990-0486	LED-VISIBLE RED
A10	DS17	6	1990-0486	LED-VISIBLE RED
A10	DS18	6	1990-0486	LED-VISIBLE RED
A10	DS19	0	1990-0696	LED-VISIBLE
A10	R1	9	1810-0330	R-NETWORK 8X470
A10	R2	0	0757-0401	R-F 100 1% .125W
A10	R7	1	0698-7272	R-F 31.6K 1%.05
A10	R8	5	0757-0472	R-F 200K1% .125W
A10	S1		3101-2530	SW RKR
A10	U1		1826-0876	AD-CONV ICL7107

Table 6–3. Replaceable Parts (cont'd)

REFERENCE DESIGNATOR		CD	H-P PART NUMBER	DESCRIPTION
A11			08111-66511	BD AY-SWITCH UPR
A11	CR11	1	1901-1098	DIO-SWIT.1N4150
	MP1–8		5041–0333	KEY CAP GREY
A11	Q1	2	1853-0036	XSTR SI 2N3906
A11	Q2	1	1854-0215	XSTR SI 2N3904
A11	R11	3	0698-4436	R-F 2.8K1% .125W
A11	R12	5	0757-0274	R-F 1.21K1%
A11	R13	5	0698-4123	R-F 499 1% .125W
A11	R14	5	0698-4404	R-F 105 1% .125W
A11	R15	4	0698-4453	R-F 402 1% .125W
A11	R16	5	0698-3498	R-F 8.66K1%
A11	R18	6	0757-0283	R-F 2K1% .125W F
A11	R20	5	0757-0290	R-F 6.19K1%
A11	R21	0	0698-3493	R-F 4.12K1%
A11	R26	9	0757-0442	R-F 10K1% .125W
A11	R27	9	0757-0442	R-F 10K1% .125W
A11	R28	9	0757-0442	R-F 10K1% .125W
A11	R29	0	0698-3154	R-F 4.22K 1%
A11	R30	6	0757-0465	R-F 100K1% .125W
A11	R31	9	0757-0442	R-F 10K1% .125W
A11	R32	8	0757-0441	R-F 8.25K1%
A11	R33	6	0698-3499	R-F 40.2K1%
A11	R34	6	0757-0465	R-F 100K1% .125W
A11	R35	8	0698-4431	R-F 2.05K1%
A11	R41	0	0698-3279	R-F 4.99K1%
A11	R42	8	0757-0706	R-F 51.1 1% .25W
A11	R44	6	0757-0283	R-F 2K1% .125W F
A11	R45	6	0698-3449	R-F 28.7K1%
A11	R46	4	0757-0447	R-F 16.2K 1%.125
A11	S1	2	3101-1762	SW-P-BRN MOM.45A
A11	S3		3101-2515	SW-P-BTN 4STA
A11	S5		3101-2514	SW-P-BTN 3STA
A11	U11	3	1820-1745	IC MC14001BCP
A11	U12	2	1820-1546	IC-4052B
A11	W1		08111-61603	CBL AY AMPL OUT
A12			08111-66512	BD AY-SWITCH LOW
A12	DS1	5	1990-0485	LED VISIBLE GRN
	MP1–7		5041–0267	KEY CAP PRI GREY
A12	R1	9	0757-0442	R-F 10K1% .125W
A12	R2	6	0698-4413	R-F 154 1% .125W
A12	R3	6	0757-0407	R-F 200 1% .125W
A12	R4	2	0757-0411	R-F 332 1% .125W
A12	R5	9	0757-0442	R-F 10K1% .125W
A12	R6	3	0757-0280	R-F 1K1% .125W F
A12	R7	0	0757-0401	R-F 100 1% .125W
A12	R101		2100-3959	R-VAR 5K 20%
A12	R102		2100-3960	R-VAR 5K 20%
A12	R104		2100-3958	R-VAR 1K 20%
A12	S2		3101-2513	SW-P-BTN 4STA
A12	S4		3101-2512	SW P-BTN LINE
A12	W2		5180-2407	CBL AY RBN 60MM

REFERENCE DESIGNATOR		CD	H-P PART NUMBER	DESCRIPTION
A13			08111-66513	BD AY-SW & FUSE
A13	S1	6	3101-2300	SWITCH-SLIDE
A13	S2	6	3101-2300	SWITCH-SLIDE
A13	S3		3101-2511	SW P-BTN LINE

Table 6–3. Replaceable Parts (cont'd)

REFERENCE DESIGNATOR		C D	H-P PART NUMBER	DESCRIPTION
A21	Q3	6	1853-0212	XSTR 2N5194 SI
A21	Q4	5	1854-0368	XSTR 2N5191
A21	Q7	6	1853-0212	XSTR 2N5194 SI
A21	Q8	5	1854-0368	XSTR 2N5191
A21	R12	1	0757-0197	R-F 1.5K1% .5W
A21	R13	1	0757-0197	R-F 1.5K1% .5W
A21	R20	6	0812-0045	R-F .15 5% 3W
A21	R21	6	0812-0045	R-F .15 5% 3W
A21	R25	9	0757-0731	R-F 825 1% .25W
A21	R28	9	0757-0731	R-F 825 1% .25W
A21	R31	4	0811-2455	R-F 2 1% 3W
A21	R32	4	0811-2455	R-F 2 1% 3W
A21	R39	3	0757-0280	R-F 1K1% .125W F
A21	R40	3	0757-0280	R-F 1K1% .125W F
A21	R41	3	0757-0280	R-F 1K1% .125W F
A21	R42	3	0757-0280	R-F 1K1% .125W F
A30			08111-66530	BD AY DISPLAY
A30	C1	4	0160-4494	C-F 39PF 200V
A30	C2	9	0160-0174	C-F .47UF 25VCER
A30	C3	9	0160-0174	C-F .47UF 25VCER
A30	C4		0160-5437	C-F .068UF 160V
A30	C5	5	0160-0576	C-F .1UF 20% CER
A30	C8	5	0160-0576	C-F .1UF 20% CER
A30	C9	5	0160-0576	C-F .1UF 20% CER
A30	DS1		1990-0846	DISPLAY SOLID ST
A30	DS2		1990-0846	DISPLAY SOLID ST
A30	DS3		1990-0846	DISPLAY SOLID ST
A30	DS4		1990-0846	DISPLAY SOLID ST
A30	DS5	6	1990-0486	LED-VISIBLE RED
A30	DS6	6	1990-0486	LED-VISIBLE RED
A30	DS7	6	1990-0486	LED-VISIBLE RED
A30	DS8	6	1990-0486	LED-VISIBLE RED
A30	DS9	6	1990-0486	LED-VISIBLE RED
A30	DS10	6	1990-0486	LED-VISIBLE RED
A30	DS11	6	1990-0486	LED-VISIBLE RED
A30	DS12	6	1990-0486	LED-VISIBLE RED
A30	DS13	6	1990-0486	LED-VISIBLE RED
A30	DS14	6	1990-0486	LED-VISIBLE RED
A30	DS15	6	1990-0486	LED-VISIBLE RED
A30	DS16	6	1990-0486	LED-VISIBLE RED
A30	DS17	6	1990-0486	LED-VISIBLE RED
A30	DS18	6	1990-0486	LED-VISIBLE RED
A30	DS19	0	1990-0696	LED-VISIBLE
A30	R1	9	1810-0330	R-NETWORK 8X470
A30	R2	0	0757-0401	R-F 100 1% .125W
A30	R7	1	0698-7272	R-F 31.6K 1%.05
A30	R8	5	0757-0472	R-F 200K1% .125W
A30	S1		3101-2530	SW RKR
A30	S2		3101-2530	SW RKR
A30	S3		3101-2530	SW RKR
A30	S4		3101-2530	SW RKR
A30	U1		1826-0876	AD-CONV ICL7107
A31			08111-66531	BD AY-SWITCH UP
A31	CR11	1	1901-1098	DIO-SWIT.1N4150
A31	J5	2	1251-4084	CONN POST 10MALE
A31	J6	2	1251-4084	CONN POST 10MALE
	MP1–8		5041–0333	KEY CAP GREY
A31	Q1	2	1853-0036	XSTR SI 2N3906
A31	Q2	1	1854-0215	XSTR SI 2N3904
A31	R11	3	0698-4436	R-F 2.8K1% .125W
A31	R12	5	0757-0274	R-F 1.21K1%
A31	R13	5	0698-4123	R-F 499 1% .125W
A31	R14	5	0698-4404	R-F 105 1% .125W
A31	R15	4	0698-4453	R-F 402 1% .125W
A31	R16	5	0698-3498	R-F 8.66K1%
A31	R18	6	0757-0283	R-F 2K1% .125W F
A31	R20	5	0757-0290	R-F 6.19K1%
A31	R21	0	0698-3493	R-F 4.12K1%
A31	R26	9	0757-0442	R-F 10K1% .125W
A31	R27	9	0757-0442	R-F 10K1% .125W
A31	R28	9	0757-0442	R-F 10K1% .125W
A31	R29	0	0698-3154	R-F 4.22K 1%
A31	R30	6	0757-0465	R-F 100K1% .125W
A31	R31	9	0757-0442	R-F 10K1% .125W
A31	R32	8	0757-0441	R-F 8.25K1%
A31	R33	6	0698-3499	R-F 40.2K1%
A31	R34	6	0757-0465	R-F 100K1% .125W
A31	R35	8	0698-4431	R-F 2.05K1%
A31	R41	0	0698-3279	R-F 4.99K1%
A31	R42	8	0757-0706	R-F 51.1 1% .25W
A31	R44	6	0757-0283	R-F 2K1% .125W F
A31	R45	6	0698-3449	R-F 28.7K1%
A31	R46	4	0757-0447	R-F 16.2K 1%.125
A31	S1	2	3101-1762	SW-P-BRN MOM.45A
A31	S3		3101-2515	SW-P-BTN 4STA
A31	S5		3101-2514	SW-P-BTN 3STA
A31	U11	3	1820-1745	IC MC14001BCP
A31	U12	2	1820-1546	IC-4052B

OPTION 001

Table 6—3. Replaceable Parts (cont'd)

REFERENCE DESIGNATOR	CD	H-P PART NUMBER	DESCRIPTION
FRAME			
A3		08111-66503	BD AY-BURST
A9		08111-66509	BD AY BRSTNO.CTL
A21		08111-66521	BD AY- MOTHER
A30 } SEE NOTE		08111-66530	BD AY DISPLAY
A31 }		08111-66531	BD AY-SWITCH UP
S1		3101—1701	SW TOGGLE SPDT

*NOTE: A30 & A31 ARE SUB-ASSEMBLIES OF A41 AND ARE NOT SEPARATELY AVAILABLE.

A3			08111-66503	BD AY-BURST
A3	C1	5	0160-0576	C-F .1UF 20% CER
A3	C2	3	0180-0291	C-F 1UF 35V
A3	C3	5	0160-0576	C-F .1UF 20% CER
A3	C4	5	0160-0576	C-F .1UF 20% CER
A3	C5	1	0160-0572	C-F 2200PF CER
A3	C6	6	0160-4040	C-F 1000PF 100V
A3	C7	6	0160-4371	C-F 680 PF
A3	C8	6	0160-4371	C-F 680 PF
A3	C9	5	0160-0576	C-F .1UF 20% CER
A3	C10	5	0160-0576	C-F .1UF 20% CER
A3	C11	5	0160-0576	C-F .1UF 20% CER
A3	C12	5	0160-0576	C-F .1UF 20% CER
A3	C13	5	0160-0576	C-F .1UF 20% CER
A3	C14	5	0180-2207	C-F 100UF 10V
A3	C15	2	0160-3874	C-F 10PF 200V
A3	C16	6	0160-4040	C-F 1000PF 100V
A3	CR1	1	1901-1098	DIO-SWIT.1N4150
A3	CR2	1	1901-1098	DIO-SWIT.1N4150
A3	CR3	1	1901-1098	DIO-SWIT.1N4150
A3	CR4	1	1901-1098	DIO-SWIT.1N4150
A3	MP1	3	4040-0748	PC EXTR BD BLK
A3	MP2	8	4040-0751	PC EXTR BD ORN
A3	R1	5	0757-0472	R-F 200K1% .125W
A3	R2	4	0698-4479	R-F 14K1% .125W
A3	R3	4	0698-8827	R-F 1M 1% .125W
A3	R4	1	0698-8345	R-F 634K 1% .125
A3	R5	5	0757-0472	R-F 200K1% .125W
A3	R6	7	0698-4125	R-F 953 1% .125W
A3	R7	8	1810-0206	R-NETWORK 7X10K
A3	R8	8	1810-0280	R-NETWORK 9X10K
A3	R9		0698-4421	R-F 249 1% .125W
A3	R10		0698-4421	R-F 249 1% .125W
A3	R11	6	0757-0465	R-F 100K1% .125W
A3	R12	9	0757-0442	R-F 10K1% .125W
A3	R13	9	0757-0442	R-F 10K1% .125W
A3	R14	5	0698-3498	R-F 8.66K1%
A3	R15	5	0698-4412	R-F 143 1% .125W
A3	R16	6	0757-0449	R-F 20K1% .125W
A3	U1	3	1820-1208	IC-SN74LS32
A3	U2	5	1820-1200	IC SN74LS05
A3	U3	1	1820-2014	IC DGT MC14069BC
A3	U4	6	1820-1201	IC-SN74LS08N
A3	U5	5	1820-1961	IC MC14023BCP
A3	U6		1820-2037	IC MC14081BCP
A3	U7	6	1820-1144	IC SN74LS02N
A3	U8	6	1820-1970	IC DIG 14071B
A3	U9	6	1820-1970	IC DIG 14071B
A3	U10		1820-2037	IC MC14081BCP
A3	U11		1820-2037	IC MC14081BCP
A3	U12	3	1820-1208	IC-SN74LS32
A3	U13	7	1820-0931	IC MC140293
A3	U14	7	1820-0931	IC MC140293
A3	U15	7	1820-0931	IC MC140293
A3	U16		1820-1964	IC MC14027BCP
A3	U17	1	1820-1454	IC SN745168N
A3	U18	6	1820-1277	IC SN74LS 192 N
A3	U19	6	1820-1277	IC SN74LS 192 N
A3	U20	8	1820-0693	IC SN74S74N TTL
A3	U21	4	1820-1423	IC SN74LS123N
A3	U22	4	1820-1449	IC 74S32
A3	W2		5180-2408	CBL AY RBN 280MM
A9			08111-66509	BD AY BRSTNO.CTL
A9	C1	9	0160-0174	C-F .47UF 25VCER
A9	J5	5	1251-3708	CONN-POST 10F
A9	J6	5	1251-3708	CONN-POST 10F
A9	J7	2	1251-3119	CONN 20PIN RIBN
A9	Q1	1	1854-0215	XSTR SI 2N3904
A9	R1	9	0757-0442	R-F 10K1% .125W
A9	R2	7	0757-0200	R-F 5.62K1%
A9	R3	6	0698-3499	R-F 40.2K1%
A9	R4	8	0757-0467	R-F 121K 1%
A9	R5	0	0698-3279	R-F 4.99K1%
A9	R6	8	0698-4431	R-F 2.05K1%
A9	R7	0	0698-3162	R-F 46.4K1%
A9	R8	2	0757-0453	R-F 30.1K1% .125W
A9	R9	2	0698-4435	R-F 2.49K1%
A9	R10	6	0757-0449	R-F 20K1% .125W
A9	U1	3	1820-1745	IC MC14001BCP
A9	U2	8	1820-1112	IC DGTL SN74LS74
A9	U3	6	1820-1277	IC SN74LS 192 N
A9	U4	6	1820-1277	IC SN74LS 192 N
A9	U5	6	1820-1277	IC SN74LS 192 N
A9	U6	6	1820-1277	IC SN74LS 192 N
A9	U7	3	1826-0175	IC DUAL 14-DIP
A21			08111-66521	BD AY- MOTHER
A21	C1		0180-3158	C-F ELCO 6800UF
A21	C2		0180-3162	C-F ELCO 4700UF
A21	C3		0180-3161	C-F ELCO 3300VF
A21	C4		0180-3161	C-F ELCO 3300VF
A21	CR1	3	1901-0638	DIO AY-SI 100V
A21	CR2	7	1906-0096	DIO-FULL WAVE BR
A21	J1	7	1251-3825	CONNECTOR, 5 PIN
A21	J2	8	1251-2026	CONN PC 36CONT R
A21	J3	8	1251-2026	CONN PC 36CONT R
A21	J4	8	1251-2026	CONN PC 36CONT R
A21	J5	8	1251-2026	CONN PC 36CONT R
A21	J6	8	1251-2026	CONN PC 36CONT R
A21	J7	8	1251-2026	CONN PC 36CONT R
A21	J8	8	1251-2026	CONN PC 36CONT R
A21	J12		1251-7456	CONN 25 CONT

SECTION VII
BACKDATING

7–1 INTRODUCTION

7–2 This section contains backdating information which adapts this manual to instrument with serial numbers lower than that shown on the title page.

7–3 CHANGE SEQUENCE

7–4 Changes are listed in the serial number order that they occured in the manufacture of the instrument. However, in adapting this manual to an instrument with a particular serial number, apply the changes in reverse order. That is, begin with the latest change and progress to the earliest change that applies to the serial number in question. Table 7–1 lists the serial numbers to which each change applies.

Table 7–1. Manual Backdating Changes

Instrument Serial Number	Make Manual Changes
2123G00100 and lower	1 to 5
2123G00150 and lower	2 to 5
2123G00165 and lower	3 to 5
2123G00235 and lower	4 to 5
2123G00285 and lower	5

CHANGE 1 For serial numbers 2123G00100 and lower.

In Table 6–3. Replaceable Parts, make the following changes to the parts lists stated:
Frame list: Delete MP34
A12 list: Delete A12R7

Change associated schematic and component layout diagrams as necessary.

CHANGE 2 For serial numbers 2123G00150 and lower.

In Table 6–3. Replaceable Parts, make the following changes to the parts lists stated:
Frame list: Delete MP5, MP6 and MP7
A3 list: Delete A3C16

Change associated schematic and component layout diagrams as necessary.

CHANGE 3 For serial numbers 2123G00165 and lower.

In Table 6–3. Replaceable Parts, make the following changes to the parts lists stated:
A 5 list: Add: A5C9 0160–3725 C–F 0.68 μF 100 V
Change A5C8 to: 0160–3376 C–F 3.3 μF 63 V

Change associated schematic and component layout diagrams as necessary.
C9 is connected in parallel to C8.

CHANGE 4 For serial numbers 2123G00235 and lower.

In Table 6–3. Replaceable Parts, make the following changes to the parts lists stated:
Frame list: Change MP42 to MP42 (X4) 0340–0451 INS WASHER

CHANGE 5 For serial numbers 2123G00285 and lower.

In Table 6–3. Replaceable Parts, make the following changes to the parts lists stated:
A3 list: Change A3R15 to: 0698–4411 R–F 140 1 % .125 W
Frame list: Delete R1

Change the associated schematic and component layout diagrams as necessary.

SECTION VIII
SERVICE

8–1 INTRODUCTION

8–2 This section contains the information to service the HP Model 8111A. The information includes theory of operation, troubleshooting, schematics, component layouts and block diagram.

8–3 The schematics and component layouts are organized as 'Service Sheets' which are identified by a large number within a square in the lower corners. A table relating these Service Sheets to board assemblies is given in Table 8–1. Schematic diagram symbols are given in Table 8–3.

Table 8–1. Index of Assemblies

Assembly	Service Sheet
A1 (A21) Mother Board	1
A2 Regulator Board	2
A3 Burst Board (Opt. 001)	6
A4 Width Generator Board	9
A5 VCO Board	8
A6 Shaper Board	10
A7 Control Board	4
A8 Output Board	11
A9 Burst No. Control Board (Opt. 001)	7
A10 (A30) Display Board	5
A11 (A31) Upper Switch Board	3
A12 Lower Switch Board	3
A13 Switch and Fuse Board	2

NOTE: The numbers given in brackets e.g. (A21) refer to the boards as used in Option 001 (Burst) instruments where they differ from the standard type.

8–4 SAFETY CONSIDERATIONS

8–5 This section contains warnings and cautions that must be followed for your protection and to avoid damage to the equipment:

WARNING

Maintenance described herein is performed with power supplied to the instrument, and protective covers removed. Such maintenance should be performed only by service-trained personnel who are aware of the hazards involved (for example, fire and electrical shock). Where maintenance can be performed without power applied, the power should be removed.
When servicing is complete, the After Service Safety Check must be performed.

8–6 AFTER SERVICE SAFETY CHECK

8–7 Execute the following checks when servicing is completed.

8–8 Disconnect power cord from line. Visually inspect interior of instrument for any sign of abnormal internally generated heat, such as discolored printed circuit boards or components, damaged insulation, or evidence of arcing. Determine cause and remedy.

8–9 Check cabinet/ground pin continuity in accordance with IEC/VDE. Flex the power cord while making the measurement to detect any intermittent discontinuity. Check internal ground connections on boards and frame. Also check resistance of any front or rear panel ground terminals marked ⏚ .

8–10 Check cabinet/line isolation in accordance with IEC/VDE. Replace any component which results in a failure or refer to production Memo or Service Note issued by product division for alternate action.

8–11 Check line fuse to verify that the proper value is installed.

8–12 Check that safety covers are installed.

8–13 Check that the coaxial and flat cables are properly connected. Check that all boards are properly fitted and the heatsink connections between the Output board A8 and front frame member are secure.

8–14 Inform Hewlett-Packard (internally, the responsible product division) of any repeated failures in the above tests or any other safety features.

8–15 SERVICE BLOCKS (THEORY/ TROUBLESHOOTING)

8–16 The theory of operation and troubleshooting

is divided into Service Blocks, each Service Block corresponding to a complete function within the 8111A, except Service Block 1 which deals with overall instrument troubleshooting, including a detailed block diagram of all HP 8111A functions. The purpose of the general instrument troubleshooting is to provide a fast means of isolating a fault down to a function. The Serviceman should then proceed to the Service Block providing detailed theory of operation and troubleshooting hints for that function. A table relating function to Service Block is given in Table 8–2.

Table 8–2. Index to Service Blocks

Service Block	Function/Boards
1	Problem Area Identification
2	Power Supply
3	Switch Boards
4	Control Boards
5	Display Board
6	Burst Boards
7	VCO Board
8	Width Board
9	Shaper Board
10	Output Amplifier Board

8–17 Tables and Figures within each Service Block are given three-digit codes e.g. Figure 8–3–1. The first digit refers to the Manual Section (8), the second digit to the Service Block and the third to the Figure number, e.g. Figure 8–3–1 means Section 8, Service Block 3, Figure 1.

8–18 IC INFORMATION

8–19 IC information is given following Table 8–4. This information is in HP Part Number sequence and provides such details as pin assignments, truth tables and timing diagrams for individual IC's.

Table 8–3. Schematic Diagram Notes (1 of 2)

The following symbols conform, as far as possible, with ANSI Y 32.2, IEEE No. 315 and ANSI Y32.14 (for the logic symbols). These standards should be consulted when further informations is required.

General

Units

Resistance values are in ohms, capacitance values in microfarads and inductance values in microhenries unless otherwise noted !

P/O — Part of

Asterisk denotes a factory selected value. The value shown is the nominal value.

Encloses front panel nomenclature.

Encloses rear panel nomenclature.

Heavy line indicates signal path.

Heavy dashed line indicates primary feedback path.

947 — Wire colour code. Same as resistor colour code. First number is wire body colour.

Wire or plug used as link.

Test point in a circuit. Point may/may not be identified on P.C. board.

Used with trimmer potentiometers or capacitors to indicate screwdriver adjustment.

Direct connection to earth.

Ground connection to instrument chassis or frame.

Used when a number of common-return connections are at the same potential. If there is more than one such system in the same circuit, numbers are written in the triangles so that all connections with the same potential have the same number.

xV — Specific potential difference with respect to a potential reference level, eg. +10 V

Schematic Referencing



These references on a signal leaving a schematic diagram indicate the signal destination. The circle contains the signal number and the square contains the number of the schematic to which that signal goes.

These references on a signal entering a schematic diagram indicate the signal origin. The circle contains the signal number and the square contains the number of the schematic to which that signal originates.

Components

Normally open toggle switch. Circles (O) are used for the contacts to indicate a locking type switch.

Spring return, 2-position transfer switch. Triangle (▲) are used for the contacts to indicate a non-locking type switch.

2-position, 2-pole slide switch.

Air cored inductor.

Air cored transformer. The dot (●) is used, when necessary, to indicate instantaneous polarity.

Iron core

Ferrite core

bead — Ferrite bead

Varactor diode

Multi-junction diode

Diode

Zener diode

Schottky diode

Light Emitting Diode (LED)

Photodiode

Fuse

Neon

Filament lamp

SERVICE BLOCK 6
BURST BOARD A3 [6]
BURST NO. CONTROL A9 [7]

THEORY OF OPERATION

General

Refer to Figure 8–6–1, in BURST mode, a preset number of cycles is output by the 8111A, this requires a store or CONTROL COUNTER for the set "BURST NO" and a BURST COUNTER which is loaded with the same number and then counted down (or decremented) by pulses from the VCO (A5) after commencement of the burst.

At the start of a burst sequence, following a trigger signal, the VCO is enabled and outputs cycles as in other modes, pulses (BURST CLOCK) are also fed back to the burst counter to decrement the count to one. A "BURST OFF" signal is produced after this condition is detected and this disables the VCO after completion of the final cycle. During this final cycle the burst counter is re-loaded with the burst number from the control counter.

Board A9, the Burst Number Control, has no significance in the actual burst sequence, it serves to interface the burst number data with the Display board and the rocker switches to A3, it will be described later.

OPERATION

The following operational description of the BURST BOARD A3 is in four sections:

1. The Control Counter
2. Loading the Burst Counter
3. Burst on
4. End of count down – Burst off

Figure 8–6–2 should be referred to as necessary to aid understanding of the descriptions.



Figure 8–6–1. Burst Block Diagram

1820-0693 DUAL D-TYPE POSITIVE-EDGE-TRIGGERED FLIP-FLOPS WITH PRESET AND CLEAR (S74)

FUNCTION TABLE

INPUTS				OUTPUTS	
PRESET	CLEAR	CLOCK	D	Q	$\bar{Q}$
L	H	X	X	H	L
H	L	X	X	L	H
L	L	X	X	H*	H*
H	H	↑	H	H	L
H	H	↑	L	L	H
H	H	L	X	Q_0	$\bar{Q}_0$



1820-0802 QUAD 2-INPUT NOR GATE (ECL)



V_{CC1} = Pin 1
V_{CC2} = Pin 16
V_{EE} = Pin 8

1820-0817 DUAL TYPE D MASTER-SLAVE FLIP-FLOP (ECL)



CLOCKED TRUTH TABLE

C	D	Q_{n+1}
L	↓	Q_n
H	L	L
H	H	H

↓ = Don't Care
C = C_E + C_C
A clock H is a clock transition from a low to a high state

R-S TRUTH TABLE

R	S	Q_{n+1}
L	L	Q_n
L	H	H
H	L	L
H	H	N.D.

N.D. = Not Defined

V_{CC1} = Pin 1
V_{CC2} = Pin 16
V_{EE} = Pin 8

1820-0931 PRESETTABLE BINARY/DECADE UP/DOWN COUNTER



Logic Waveforms



1820-1052 QUAD ECL TO TTL CONVERTER



Gnd = Pin 16 (4)
V_{CC} (+5.0 Vdc) = Pin 9 (13)
V_{EE} (-5.2 Vdc) = Pin 8 (12)

1820-1112 DUAL D-TYPE POSITIVE-EDGE-TRIGGERED FLIP-FLOPS WITH PRESET AND CLEAR (LS74)

FUNCTION TABLE

INPUTS				OUTPUTS	
PRESET	CLEAR	CLOCK	D	Q	$\bar{Q}$
L	H	X	X	H	L
H	L	X	X	L	H
L	L	X	X	H*	H*
H	H	↑	H	H	L
H	H	↑	L	L	H
H	H	L	X	Q_0	$\bar{Q}_0$



1820-1194 SYNCHRONOUS 4 BIT UP/DOWN COUNTER (DUAL CLOCK WITH CLEAR)



logic: Low input to load sets $Q_A = A$, $Q_B = B$, $Q_C = C$, and $Q_D = D$

typical clear, load, and count sequences

Illustrated below is the following sequence:

1. Clear outputs to zero.
2. Load (preset) to binary thirteen.
3. Count up to fourteen, fifteen, carry, zero, one, and two.
4. Count down to one, zero, borrow, fifteen, fourteen, and thirteen.



NOTES: A. Clear overrides load, data, and count inputs.
B. When counting up, count-down input must be high; when counting down, count-up input must be high.

1820-1216 3-BIT BINARY DECODER/DEMULTIPLEXER



FUNCTION TABLE

INPUTS					OUTPUTS							
ENABLE		SELECT										
G1	G2*	C	B	A	Y0	Y1	Y2	Y3	Y4	Y5	Y6	Y7
X	H	X	X	X	H	H	H	H	H	H	H	H
L	X	X	X	X	H	H	H	H	H	H	H	H
H	L	L	L	L	L	H	H	H	H	H	H	H
H	L	L	L	H	H	L	H	H	H	H	H	H
H	L	L	H	L	H	H	L	H	H	H	H	H
H	L	L	H	H	H	H	H	L	H	H	H	H
H	L	H	L	L	H	H	H	H	L	H	H	H
H	L	H	L	H	H	H	H	H	H	L	H	H
H	L	H	H	L	H	H	H	H	H	H	L	H
H	L	H	H	H	H	H	H	H	H	H	H	L

*G2 = G2A + G2B
H = high level, L = low level, X = irrelevant

1820-1277 SYNCHRONOUS 4-BIT DECADE UP/DOWN COUNTERS (DUAL CLOCK WITH CLEAR)



Illustrated below is the following sequence:

1. Clear outputs to zero.
2. Load (preset) to BCD seven.
3. Count up to eight, nine, carry, zero, one, and two.
4. Count down to one, zero, borrow, nine, eight, and seven.



NOTES: A. Clear overrides load, data, and count inputs.
B. When counting up, count-down input must be high; when counting down, count-up input must be high.

1820-1423 DUAL RETRIGGERABLE MONOSTABLE MULTIVIBRATORS WITH CLEAR

FUNCTION TABLE

INPUTS			OUTPUTS	
CLEAR	A	B	Q	$\bar{Q}$
L	X	X	L	H
X	H	X	L	H
X	X	L	L	H
H	L	↑	⎍	⎍
H	↓	H	⎍	⎍
↑	L	H	⎍	⎍



1820-1454 SYNCHRONOUS DECADE UP/DOWN COUNTER



typical load, count, and inhibit sequences

Illustrated below is the following sequence:

1. Load (preset) to BCD seven
2. Count up to eight, nine (maximum), zero, one, and two
3. Inhibit
4. Count down to one, zero (minimum), nine, eight, and seven



1820-1470 QUAD 2 TO 1-LINE DATA SELECTORS/MULTIPLEXERS

Inputs				Output
Strobe	Select	A	B	Y
H	X	X	X	L
L	L	L	X	L
L	L	H	X	H
L	H	X	L	L
L	H	X	H	H



positive logic:
Low level at S selects A inputs
High level at S selects B inputs

1820-1508 DECADE COUNTER/DIVIDER WITH 10 DECODED OUTPUTS





1820-1546 DUAL 4 TO 1-LINE ANALOG MULTIPLEXERS

Inputs			Channel
INH	S1	S0	turned on
H	X	X	None
L	L	L	0
L	L	H	1
L	H	L	2
L	H	H	3



1820-1964 DUAL JK FLIP-FLOP

TRUTH TABLE

INPUTS						OUTPUTS*	
C†	J	K	S	R	Q_n‡	Q_{n+1}	$\overline{Q_{n+1}}$
↑	1	X	0	0	0	1	0
↑	X	0	0	0	1	1	0
↑	0	X	0	0	0	0	1
↑	X	1	0	0	1	0	1
↓	X	X	0	0	X	Q_n	$\overline{Q_n}$
X	X	X	1	0	X	1	0
X	X	X	0	1	X	0	1
X	X	X	1	1	X	1	1

No Change

X = Don't Care
† = Level Change
‡ = Present State
* = Next State





VDD = Pin 16
VSS = Pin 8

1820-2014 HEX INVERTER

LOGIC DIAGRAM



1826-0501 TRIPLE 2 TO 1-LINE ANALOG MULTIPLEXER

Inputs		Channel
INH	S	turned on
H	X	None
L	L	0
L	H	1



1826-0876 3 1/2DIGIT A/D CONVERTER



1826-0923 SHAPER/VERNIER IC



1826-0955 TRIANGLE/SLOPE GENERATOR IC



Fig 8-1-1
Sht 1 of 2



NOTE: BOARD NUMBERS IN BRACKETS eg.(A30) INDICATE DIFFERENCES FOR OPTION 001 (BURST) INSTRUMENTS. NUMBERS WITHIN RECTANGLES eg. [6] ARE SCHEMATIC IDENTIFIERS

Figure 8–1–1. 8111A Block Diagram, Option 001 (Burst) Details Included

Fig 8-1-1
Sht 2 of 2



SERVICE BLOCK 1
PROBLEM AREA IDENTIFICATION

General

The purpose of this Service Block is to present a brief overview of the instrument circuits operation which, when combined with the Troubleshooting Tree (Figure 8–1–3), will assist in quickly identifying which Service Block(s) should be referred to. Once the actual board or circuit at fault has been identified, reference to the appropriate Service Block will provide detailed circuit operational theory and comprehensive trouble-shooting data. Details of the overall 811A circuits operation and the function of individual boards follows, reference should also be made as necessary to Figure 8–1–1 and the condensed block diagram – Figure 8–1–2. Where possible, the board descriptions are given in the same order as they appear in the two block diagrams i.e. in their logical priority.

Board/Signal Flow Description (Standard 8111A)

In all operating and waveform modes except External Trigger/Pulse, board A5 (VCO) functions as a rate generator with the rate (or frequency) being determined either by front panel settings or by an externally applied control voltage. For the one exception stated, A5 serves only as a Schmitt trigger to ensure that the incoming trigger signal is compatible with level shifter of A6 (Shaper) and the trigger converter circuit of A4 (Width).

Two output signals are produced by A5 U1 – triangular and square waveforms, the triangular waveform is input to A6 (Shaper) where it is further processed by A6 U2 to form a sinusoidal function if necessary and also given the required ("front panel") output mode and amplitude settings. If a squarewave is required then the "square output" from A5 U1 is utilized and processed by A6 U2. In pulse mode, the "square output" from A5 U1 is input to A4, given the required width characteristics (determined by front panel settings) and then output to A6 where it is processed as necessary. In all cases, the output from A6 is input to A8 (Output) for offset control and amplitude, output and offset attenuation.

A7 (Control) serves basically as an interface between A11, A12, A5 and A4. A3, A9, A6 and A8 interface directly with the front panel controls and A11, A12.

Parameter and error display is by board A10 with parameter display being via an A–D converter (analogue voltages derived from vernier control settings) and application of appropriate scaling factors via A12U12 depending on the chosen parameter.



Figure 8–1–2. 8111A Condensed Block Diagram

Differences for Option 001 - Burst instruments

In Option 001 (Burst) instruments a trigger signal, either externally generated or via the Manual/1 Cycle switch, is required to initially activate A5U1. It is then maintained active by a signal (BURST ON) from A3. The operating frequency and all other settings are made as for the standard 8111A, (via front panel settings and A11, A12 and A7 Control). The output is disabled by the BURST ON signal going low. The burst number, set by the Burst rocker switches, keeps the signal active high until the required output count is reached, it is also used by A9 to control the display value of A10.

TROUBLESHOOTING

The Troubleshooting Tree, Figure 8–1–3, should be referred to when necessary since it shows the connection between possible faults and related boards. While it will be found to be correct for all the basic fault conditions or symptoms, it cannot cover all possible situations.



Figure 8–1–3. Troubleshooting Tree

DIAGRAM 1
SHT 1 OF 2

A1 BD AY MOTHERBOARD 08111-66501 STANDARD
A21 " " " 08111-66521 OPTION 001



1

DIAGRAM 1
Sht 2 of 2



NOTE : 1—BOARD VIEWED FROM UNDERSIDE OF INSTRUMENT
2—POWER RAIL CONNECTIONS FOR J3 AND J8 IDENTICAL WITH J2.
3—NUMBERS SHOWN AS [NO.] INDICATE CORRESPONDING SERVICE SHEET NUMBER.
4—DETAILS IN BRACKETS—( ) ARE ADDITIONAL CONNECTION POINTS

REAR—FRONT

DIAGRAM 2 (1) Sht 1 of 3

A13 BD AY FUSE & SWITCH 08111-66513



P/O A1 BD AY MOTHER 08111-665



REF DESIG	GRID LOC
S1	B/C3
S2	B2
S3	B2

REF DESIG	GRID LOC	REF DESIG	GRID LOC
C1	G2	R39	E3
C2	F2	R40	E2
C3	G2	R41	E4
C4	H2	R42	E3
CR1	F2	Q3	E3
CR2	G3	Q4	E2
J1	G3	Q7	E4
R12	H4	Q8	E3
R13	H4		
R20	H5		
R21	H4		
R25	E3		
R28	E3		
R31	H5		
R32	H5		

2

DIAGRAM 2(1) Sht 2 of 3

G H I J K L M N O

08111-66501

A2 BD AY REGULATOR 08111-66502



IG	GRID LOC
	E3
	E2
	E4
	E3
	E3
	E2
	E4
	E3

REF DESIG	GRID LOC
C5	Q2
C6	Q2
C7	Q3
C9	O2
C11	M2
C12	Q3
C14	M1
C15	P3
C17	M1
C18	P3
C20	J2
CR3	O2
CR4	O2
CR5	N1
CR6	M2
CR7	M2
CR8	M2
CR9	Q2
CR10	Q1
CR11	O2
CR12	O2
CR13	O1
CR14	Q2
Q1	Q2
Q2	Q2
Q5	N2
Q6	N2/3
Q9	N2
Q10	N2
R1	P2
R2	P2
R3	P2
R4	P2
R5	P1
R6	P1
R7	P3
R8	P2
R9	P2
R10	P2
R14	O2
R15	O2
R16	O2
R17	O2
R18	P2
R19	P2
R22	P2
R23	P2
R24	P2
R26	P1
R27	P1
R29	P3
R30	P2
R33	P2
R34	P2
R35	O2
R36	O2
R37	O2
R38	O2
R40	P2
R41	P2

DIAGRAM 2 (1) Sht 3 of 3

L M N O P Q

TOR 08111-66502



G	GRID LOC	REF DESIG	GRID LOC	REF DESIG	GRID LOC	REF DESIG	GRID LOC	REF DESIG	GRID LOC
	M2	R2	P2	R22	P2	TP2	O1	VR2	P2
	M2	R3	P2	R23	M2	TP4	P1	VR3	J2
	Q2	R4	P2	R24	P2	TP5	M1		
	Q1	R5	P1	R26	L3	TP+5V	O1		
	O2	R6	P1	R27	L3	TP-5,2V	O1		
	O2	R7	P3	R29	L2	TPGND	L1		
	O1	R8	P2	R30	M2	TP-23V	L1		
	Q2	R9	P2	R33	P2	TP+23V	M1		
	Q2	R10	P2	R34	M2	TP-15V	L1		
	Q2	R14	O2	R35	L2	TP+15V	L1		
	N2	R15	O2	R36	K2	U1	N1		
	N2/3	R16	O2	R37	K2	U2	O1		
	N2	R17	O2	R38	K2	U3	L2		
	N2	R18	P2	R40	N1	U4	K2		
	P2	R19	P2	R41	N2	VR1	P2		

SERVICE BLOCK 2
POWER SUPPLY A1, A2, A13 2

THEORY OF OPERATION

General

The 8111A power supply comprises basically a step down transformer, bridge rectifiers, smoothing capacitors and various regulators. The components are distributed over boards – A1, A2 and A13.

The instrument may be operated from 100/120/220 or 240 Vrms single phase supplies. Two line voltage selector switches, A2, S2 and S3, are provided to enable the appropriate local voltage to be used. Operation of these switches causes the correct combination of transformer T1 primary windings to be selected so that the required secondary voltages are produced. These voltages are then rectified, smoothed and regulated to produce the following regulated supplies:

± 23 V, ± 15 V, + 5 V, – 5.2 V

The unregulated ± 23 V rails are used to generate auxiliary ± 15 V supplies and regulated ± 23 V and ± 15 V. The auxiliary supplies (± 15 VR) are derived via zener diodes and are the power source for PSU (Power Supply Unit) regulators and protection circuits. In the event of a PSU shut-down, due to a short circuit for example, the auxiliary supplies ensure that the protection circuits maintain their integrity.

NOTE: References to components in the following paragraphs are always for board A2 unless otherwise indicated.

Reference Voltage

All voltage regulators in this PSU use the same reference voltage (–5.2 V) which is generated by zener diode VR1 and a potential divider.

At instrument switch on the zener diode supply current for the –5.2 V supply comes from the rectified transformer output via CR10, R3, Q2. During normal operation the zener current comes from the regulated –15 V supply via CR9, CR10 is then nonconducting. R2/C5 provides a slow ramp-like rise of the reference voltage and therefore also of the regulated supplies.



Figure 8–2–1. Simplified Voltage/Current Regulating/Limiting Circuits

± 23 V Supplies

A simplified functional diagram illustrating the operating principle of a positive voltage regulator is shown in Figure 8–2–2. The circuit functions as an inverting amplifier with a high current output. The operating principle of the negative voltage regulator is shown in Figure 8–2–3. The error amplifier compares Vreg with Vref and drives the regulator transistor to zero difference. Excessive output current is detected by R31 and R32 as shown in Figure 8–2–5. The output of the overload amplifier U2C goes high if the voltage drops over R31 and R32 exceed a set level.



Figure 8–2–2. Principle of Fixed Positive Voltage Regulator



Figure 8–2–3. Principle of Fixed Negative Voltage Regulator

± 15 V Supplies

The ± 15 V supplies are derived from the regulated ± 23 V supplies by using "standard 3 pin" voltage regulators. Excessive current is detected by R31 and R32.

± 5 V/–5.2 V Supplies

The voltage regulator operating principles are the same as those which have been described in the previous paragraphs. Principles of excessive current detection of the +5 V regulator is shown in Figure 8–2–4. For the –5.2 V regulator the same principle applies with changed polaritites.



Figure 8–2–4. Current Monitor



Figure 8–2–5. Summing Current Monitor

Switch-off Circuit

An overload signal from one of the current monitoring amplifiers will cause C6 to charge up via R8. When the threshold level of the Schmitt trigger U2D, R9, R10 is reached, its negative going output turns Q1 on, the current for Vref is turned off, so Vref goes to zero causing all regulated voltages to be reduced to zero. After a time (determined by the time constant of R7 and C6) the threshold level of the Schmitt trigger (now negative) is reached, Q1 turns off, C5 begins to charge up, thus ensuring a slow ramp-like rise of the reference voltage at R5. If the overload still exists, then the whole procedure is repeated continuously.

TROUBLESHOOTING

Two basic faults can occur in the PSU:

a. no voltage or over-voltage caused by a faulty supply.

b. excessive current consumption (due to a short circuit or faulty component) on one of the boards which is recognizable by all supplies being repeatedly switched on and off.

Faulty Supply

If one supply is at fault, troubleshoot it as necessary to locate the faulty or failed components.

Excessive Current

Note that an excessive current taken from only one supply will cause all supplies to be switched on and off repeatedly. A short circuit across one of the supplies will cause all voltage rails to be narrow pulsed, thus the 8111A display will remain dark (LEDs under-energized). Excessive current, but no short circuit causes wider pulses and the display may flash.

To determine which is the overloaded supply, measure at TP2, TP4 and TP5 and note which current monitor is active, (see Figure 8–2–6).

Having determined the overloaded supply, locate the faulty board by pulling out each in turn starting with the output amplifier and finishing with the complete front panel assembly.



Figure 8–2–6. Fault Condition Output Waveforms

DIAGRAM 2 (2)
SHT 1 of 3



01 (STANDARD)
21 (OPTION 001)

DIAGRAM 2 (2)
SHT 2 of 3







DIAGRAM 2 (2). Sht 3 of 3



POWER SUPPLY A1, A2, A13 **2**

DIAGRAM 3 (1) Sht 1 of 3



REF DESIG	GRID LOC	REF DESIG	GRID LOC
CR11	B3	R30	F3
Q1	E2	R31	F3
Q2	B3	R32	G4
R11	C2	R33	G3
R12	C2	R34	G3
R13	C2	R35	G4
R14	C3	R41	H3
R15	C3	R42	F3
R16	D2	R44	B2
R18	B3	R45	B2
R20	C3	R46	B2
R21	C3	S1	A2
R26	D3	S3	C/G3
R27	D3	S5	D/G3
R28	D3	U11	C3
R29	F3	U12	C3

3

DIAGRAM 3(1)
Sht 2 of 3





REF DESIG	GRID LOC
DS1	D4
J2	D/F2
R1	B3
R2	B3
R3	G3
R4	D4
R5	C3
R6	C3
R101	D4
R102	D4
R104	F4
S2	A/C3
S4	G/H3

DIAGRAM 3(1)
SHT 3 of 3

B	C	D	E	F	G	H	I

D AY LOWER SW 08111-66512



SERVICE BLOCK 3
SWITCH BOARDS A11 (A31), A12 3

THEORY OF OPERATION

The Switch boards contain the switches and interconnections required for selection of the appropriate circuit elements involved in the various 8111A operating modes and functions. An additional feature of A11 (A31) is that it includes the voltage reference, and parameter signal control circuitry for the Display board A–D converter. The reference selection and signal switching is achieved by multiplexer A11 U12 under the control of A11 U11.

TROUBLESHOOTING

NOTE: FRONT PANEL ASSEMBLY REMOVAL:
To troubleshoot either of the switch boards (or Display or Burst Number Control board) it is usually necessary to separate the complete Front Panel Assembly from the instrument frame and motherboard connector (J12) and reconnect it via an extender board. To remove the front Panel Assembly refer to Figure 3–1 to identify the securing screws to be removed. Access to the two upper screws is by removing MP24 — the plastic trim strip which can be levered out with the aid of a screwdriver.



Figure 3–1.

After removal of the five screws the complete Front Panel assembly can be gently pushed forward out of the instrument frame away from the motherboard connector and over MP27.

NOTE: There are two interconnecting co-axial cables between the Front Panel assembly and boards A6 and A8, complete removal of the assembly from the instrument requires that they are disconnected at the two boards. The same applies (Option 001 instruments only) to the ribbon cable between A3 and A9, this should be disconnected at board A9.

REMEMBER to reconnect all of these cables when refitting the Front Panel Assembly in the instrument.

When refitting the assembly, MP27 should be guided through the appropriate front panel hole otherwise it can jam.

Since the switch boards comprise mostly passive components,no troubleshooting information is included for these. The only data is the following: If the displayed value is incorrect, then, as mentioned in Service Block 5 (Display), A11 U11 and A11 U12 may be faulty. The following truth table conditions should be checked and it should be noted that U11 pin 9 is high only when the Duty/Width and Frequency pushbuttons are both pressed.

Table 8–3–1. U11 Truth Table

Selected Waveform	U11 pin 8
⌐ ~ ∿	L
⎍	H

Table 8–3–2. U11 Truth Table

Duty/Width Mode	U11 pin 5/6
variable	H
fixed 50 %	L
⎍	H

To check that the correct voltages are output from A11, refer to Service Block 5, Table 8–5–1 and A11 J4 pins 9, 10 and 11 (instead of A10 U1 pins 31, 30 and 36 respectively).

Table 8–3–3 U11, U12 Truth Table for various 8111A settings

8111A Setting			U11			U12	
Selected Waveform	Freq & Duty/Width pressed for Burst No Display?	Duty Cycle Mode	pin 8	9	5/6	9	10
⊓ or ⋀ or ∿	no	fixed 50 %	L	L	L	L	L
⊓ or ⋀ or ∿	no	variable	L	L	H	L	H
⊓ or ⋀ or ∿	yes	fixed 50 %	L	H	L	H	L
⊓ or ⋀ or ∿	yes	variable	L	H	H	H	L
⊓	yes	X	H	H	H	H	L
⊓	no	X	H	L	H	H	H

DIAGRAM 3(2)
Sht 1 of 3



DIAGRAM 3(2), Sht 2 of 3



S3 DIAGRAM 3(2) Sht 3 of 3 S5



UPPER & LOWER SW BDS A11 & A12 & FRONT PANEL CONTROLS

3

DIAGRAM 4(1)
SHT 1 of 2



REF DESIG	GRID LOC	REF DESIG	GRID LOC
C1	B4	U4	B3
C2	B4	U6	E2
C3	A3	U7	G2
C4	E3	U8	F2
C5	B4	U9	G2
C6	C1	U10	C2
C7	G2	U11	D2
C8	A3	U12	F2
CR1	A3	U13	G3
R1	A2	U14	F3
R2	B4	U15	C2
R7	B4	U16	B2
R9	E2	U17	B2
U1	B4	W1	B4
U3	G3	W2	B4

DIAGRAM 4(1)
SHT 2082



GRID
LOC

B3
E2
G2
F2
G2
C2
D2
F2
G3
F3
C2
B2
B2
B4
B4

SERVICE BLOCK 4
CONTROL BOARD A7 [4]

THEORY OF OPERATION

General

The Control Board is the interface between the Switch boards A11, A12 and VCO and Width boards. It also directly controls the following Display board LEDs: operating mode, numeric display decimal point position, and the width and frequency unit indicators. An additional feature of A7 is to provide 8111A "power on" initial condition settings via the preset circuitry.

OPERATION

Referring to the block diagram Figure 8–4–1, the board operation is as follows: The two up/down counters U12 and U13 are clocked by the range rocker switch and output their data to either the VCO or Width boards. They also output, via U14/U15, the appropriate range unit and decimal point data to the Display board A10. The range rocker switch data is input to either U12 or U13 via multiplexers U8A, C and U9A, C depending on whether the FREQUENCY or DUTY/WIDTH front panel pushbuttons are depressed.

The mode select pushbutton signal clocks a counter U17 whose outputs are fed to the VCO board A5 and sets the operating mode of the Triangle/Slope Generator IC A5U1. A7U17 outputs are also fed to the Display board and control the operating mode LEDs. In Option 001 (Burst) instruments A7U17 outputs enable the Burst function and associated mode LED.

On 8111A switch on the preset circuit sets the instrument to NORMAL mode, 1–10kHz frequency range and 1–10 μs pulse width range. In option 001 models the burst counter is preset to one.

Depending on whether a waveform function (instead of PULSE) is selected, the operative frequency range and/or the position of the DUTY CYCLE vernier/switch, the "50 % LED" will be energised and the VCO board current source suitably controlled via the circuit elements shown.



Figure 8–4–1. Simplified Control Board Block Diagram

TROUBLESHOOTING

The board can be considered as three separate functions for troubleshooting purposes. These are:

Fixed 50 % Duty Cycle Logic
Frequency/Width Up and Down Ranging
Operating Mode Selection.

Since the three functions are all very different it is quite easy to link a failure or fault to the appropriate one.

All logic levels are TTL and can be measured with a suitable logic probe, it can be either externally energised or the 8111A +15 V supply may be used.

To isolate a fault check the circuit operation with the aid of the following truth tables.

Table 8–4–1. U6, U11 Truth Table

8111A Setting	U6 pin 13	U11 pin 8
⎍⎽–Mode	H	H
∿ ∿ ⎍⎽ Mode, fixed 50 % DTY	H	L
∿ ∿ ⎍⎽ Mode, variable DTY, 1 MHz–20 MHz	H	L
∿ ∿ ⎍⎽ Mode, variable DTY, 1 Hz–1000 kHz	L	H

Table 8–4–2. U8 Truth Table

8111A Setting	U8 pin	down ranging 1	2	13	12	up ranging 11	9	10	8
Frequency pushbutton pressed									
10 – 20 MHz		H	H	⎺\⎽	⎽/⎺	H	L	⎺\⎽	H
1 – 10 MHz		H	H	⎺\⎽	⎽/⎺	H	H	⎺\⎽	⎽/⎺
100 – 1000 kHz		H	H	⎺\⎽	⎽/⎺	H	H	⎺\⎽	⎽/⎺
10 – 100 kHz		H	H	⎺\⎽	⎽/⎺	H	H	⎺\⎽	⎽/⎺
1 – 10 kHz		H	H	⎺\⎽	⎽/⎺	H	H	⎺\⎽	⎽/⎺
100 – 1000 Hz		H	H	⎺\⎽	⎽/⎺	H	H	⎺\⎽	⎽/⎺
10 – 100 Hz		H	H	⎺\⎽	⎽/⎺	H	H	⎺\⎽	⎽/⎺
1 – 10 Hz		H	L	⎺\⎽	H	H	H	⎺\⎽	⎽/⎺
Frequency pushbutton released		L	X	⎺\⎽	H	L	X	⎺\⎽	H

Table 8–4–3. U9 Truth Table

8111A Setting	U9 pin	down ranging 1	2	13	12	up-ranging 11	9	10	8
Width and ⎍ -Mode pushbuttons pressed									
10 – 100 ms		H	H	↘	↗	H	L	↘	H
1 – 10 ms		H	H	↘	↗	H	H	↘	↗
100 – 1000 μs		H	H	↘	↗	H	H	↘	↗
10 – 100 μs		H	H	↘	↗	H	H	↘	↗
1 – 10 μs		H	H	↘	↗	H	H	↘	↗
100 – 1000 ns		H	H	↘	↗	H	H	↘	↗
25 – 100 ns		H	L	↘	H	H	H	↘	↗
Width or ⎍ -Mode pushbutton released		L	X	↘	H	L	X	↘	H

Fixed 50 % Duty Cycle Logic

Table 8–4–4. U12 Truth Table

8111A Frequency Range Setting	Range Data U12 pin	C 6	B 2	A 3
10 – 20 MHz		L	L	L
1 – 10 MHz		L	L	H
100 – 1000 KHz		L	H	L
10 – 100 KHz	(Status at 8111A	L	H	H
1 – 10 KHz	Switch on) ⟶	H	L	L
100 – 1000 Hz		H	L	H
10 – 100 Hz		H	H	L
1 – 10 Hz		H	H	H

Frequency/Width Up/Down Ranging

Table 8–4–5. U13 Truth Table

8111A Width Range Setting	Range Data U13 pin	C 6	B 2	A 3
10 – 100 ms		L	L	L
1 – 10 ms		L	L	H
100 – 1000 μs		L	H	L
10 – 100 μs		L	H	H
1 – 10 μs	(Switch on Status) ⟶	H	L	L
100 – 1000 ns		H	L	H
25 – 100 ns		H	H	L

Operating Mode Selection

Table 8–4–6. U17 Truth Table

8111A Setting / U17pin	Q_0 3	Q_1 2	Q_2 4	Q_3 7	Q_4 10
NORMAL	H	L	L	L	L
TRIGGER	L	H	L	L	L
GATE	L	L	H	L	L
VCO	L	L	L	H	L
BURST (Option 001 only)	L	L	L	L	H

The counter is reset when Q_4 (Q_5 in Option 001) goes to high level.

DIAGRAM 4 (2)
SHT 1 of 3



NOTE : ALL INTERCONNECTIONS BETWEEN BOARDS
VIA A1 MOTHERBOARD UNLESS OTHERWISE INDICATED

08111-66507

DIAGRAM 4(2)
SHT 2 OF 3



2405
ISE INDICATED

DIAGRAM 4(2)
SHT 3 of 3



CONTROL BOARD A7

4

DIAGRAMS (1)
SHT 1 of 2

A10 BD AY DISPLAY 08111-66510 STD/66530 OPT 001



REF DESIG	GRID LOC	REF DESIG	GRID LOC	REF DESIG	GRID LOC
C1	C2	DS9	A2	S1	G2
C2	C3	DS10	E1	S2	D2
C3	B3	DS11	E2	S3	H2
C4	B2	DS12	E2	S4	H2
C5	B2	DS13	F1	U1	B/C2
C8	A1	DS14	F2		
C9	A2	DS15	F2		
DS1	E2	DS16	F1		
DS2	E2	DS17	F2		
DS3	D2	DS18	F2		
DS4	D2	DS19	C2		
DS5	A1	R1	F2		
DS6	A2	R2	D2		
DS7	A2	R7	C2		
DS8	A2	R8	B2		

5

DIAGRAM 5(1)
SHT 2 OF 2



IG	GRID LOC	REF DESIG	GRID LOC
	A2	S1	G2
0	E1	S2	D2
1	E2	S3	H2
2	E2	S4	H2
3	F1	U1	B/C2
4	F2		
5	F2		
6	F1		
7	F2		
8	F2		
9	C2		
	F2		
	D2		
	C2		
	B2		

SERVICE BLOCK 5
DISPLAY BOARD A10 (A30) [5]

THEORY OF OPERATION

All parameters of the 8111A except the burst number are voltage controlled via the front panel settings. The resulting control voltages are measured by a DVM based on an A–D converter IC–U1. This "DVM" uses the dual slope integration method of A–D conversion and the operating principle is shown in Figure 8–5–1.

The operation is as follows: The signal input voltage is connected to the integrator for a time period of 1000 oscillator cycles, this is therefore the integration time T_I .During this time, C_{int} is charged up linearly starting from 0 volts. At the end of T_I C_{int} will have been charged to a value proportional to the input voltage. The second phase of the dual slope integration involves connecting a fixed reference voltage V_{ref} to the integrator input, this voltage is of opposite polarity to the signal input and results in C_{int} being linearly discharged. At the beginning of this discharge the output from the oscillator is gated into a counter, the gate is disabled when C_{int} has discharged to zero.

Referring to Figure 8–5–2, when the input voltage is equal to the reference the time to discharge C_{int} will be the period for 1000 oscillator cycles and the displayed value will be 1000. When the input voltage = 2 x V_{ref} then the discharge time will be 2000 cycles and the corresponding display will be 2000 etc.



Figure 8–5–1. Simplified Dual Slope Integrating DVM

The DVM IC has differential inputs for both the input and the reference voltages. The Ref. low input is always connected to ground and therefore the displayed value is expressed by:

$$\text{Displayed Value} = \frac{V_{in\ Hi} - V_{in\ Lo}}{V_{ref\ Hi}} \cdot 1000$$

Since various parameters have to be displayed it is necessary to vary the value of V_{ref} and/or interchange it with the V_{in}. The following paragraphs detail how this is done for all parameter display requirements.

Amplitude, Offset and Frequency

To display these parameters the DVM IC is used in its normal application i.e. V_{ref} = 1 V, the parameter control voltages are fed to the differential inputs of IC and are displayed in their "Oscillator cycle count" equivalent. The decimal point position is controlled by the Control board A7.

Width

The width control voltage is inversely proportional to the width value, therefore, to achieve the correct display value the input signal (control voltage) and the reference voltage for the DVM IC U1 are interchanged.



Figure 8–5–2. Dual Slope Integration Measurement Sequence

Duty Cycle

The Duty Cycle is determined by the ratio between the control voltage for the frequency and the voltage V_{up} which controls the I_{up} current source on the VCO board. To display this ratio, V_{up} is used as a variable reference voltage and the frequency control voltage is connected to the input pins of U1.

In fixed duty cycle (50 %) mode a constant 0.505 V voltage is connected to the DVM IC input with a reference voltage of 1 V, this therefore results in 50 being displayed (the last digit is blanked). See Table 8–5–1 for clarification.

Burst (Option 001 only)

The display method for the burst number is a totally digital procedure unlike that for all other parameters and is controlled from the Burst No Control board A9. The theory of operation including the display technique is described in Service Block 6. Table 8–5–1 shows the input conditions at the DVM IC U1 for all parameter displays.

DVM IC U1

If the fault is that the display readout remains fixed when any vernier control is varied but the decimal point position and unit indicators may be varied then A10 U1 oscillator is suspect. The correct oscillator output should be as shown below with a frequency of approximately 190 kHz. If there is no output verify that U1 pin 40 is not shorted to ground since this disables the oscillator.

U1 PIN 38

Numeric Display

The display can be checked for correct operation – all segments operatable – by connecting U1 pin 37 to +5 V, all numeric displays should then be illuminated to give a readout of –1888.

TROUBLESHOOTING

General

Since all switching and changing of the reference and input signals for the DVM is done on switch board A11 by A11U12, most cases of incorrect display value are likely to be related to the A11, A12 assembly. A12 is mentioned since the vernier control outputs go via A12 to A11. If the fault concerns the operating mode, decimal point, width or frequency unit indicating LEDs and not the numeric displays then the Control Board A7 should be suspected.

Table 8–5–1. Display Required/DVM Input Voltages

Displayed Parameter	DVM Input Voltages			Values shown on the Display = $\frac{V_{HI}-V_{LO}}{V_{REF}} \cdot 1000$
	INPUT HI pin 31	INPUT LO pin 30	REF HI pin 36	
FREQUENCY	V_{Freq} 0.1 V ... 1 V	gnd	+1 V	10.0 ... 100.0
FIXED 50 % DUTY CYCLE	0.505 V	gnd	+1 V	50 (last digit switched off)
VARIABLE DUTY CYCLE	V_{Freq} 40 mV...0.4 V	gnd	V_{up} 40 mV...0.4 V	10 ... 90 (last digit switched off)
WIDTH	+0.4 V	gnd	V_{Width} 4 V ... 0.4 V	10.0 ... 100.0
AMPLITUDE	gnd	V_{Ampl} –0.16 V ...–1.6 V	+1 V	1.60 ... 16.00
OFFSET	gnd	V_{offs} +0.8 V ... –0.8 V	+1 V	–8.00 ... 8.00
BURST	2.2 V	gnd	+1 V	1...1999

DIAGRAMS (2)
SHT 1 OF 3



DIAGRAMS (2)
SHT 2 of 3



DIAGRAMS (2)
SHT 3 of 3



DISPLAY BD A10 (OPT 001 A30)

5

DIAGRAM 6 (1) Sht 1 of 3



REF DESIG	GRID LOC	REF DESIG	GRID LOC	REF DESIG	GRID LOC	REF DESIG	GRID LOC
C1	B4	CR1	C5	R12	B4	U11	F2
C2	B3	CR2	C4	R13	C4	U12	G4
C3	C4	CR3	C4	R14	E3	U13	F2
C4	C4	CR4	C4	R15	E3	U14	G2
C5	H2	R1	B4	R16	C3	U15	H2
C6	H2	R2	B4	U1	D3	U16	C3
C7	H4	R3	B4	U2	H3	U17	F3
C8	B4	R4	B4	U3	B3	U18	G3
C9	B3	R5	B5	U4	H4	U19	H3
C10	G3	R6	H2	U5	D2	U20	E3
C11	E3	R7	D2	U6	C2	U21	H4
C12	D3	R8	H2	U7	D3	U22	F3
C13	H3	R9	F3	U8	B2	C16	B5
C14	E3	R10	G3	U9	B2		
C15	E3	R11	B5	U10	B3		

6

DIAGRAM 6(1). Sht 2 of 3





ID
C

REF DESIG	GRID LOC	REF DESIG	GRID LOC
C1	D1	U4	B1
Q1	F2	U5	B2
R1	F2	U6	C2
R2	F1	U7	F1
R3	E1		
R4	F2		
R5	F2		
R6	E2		
R7	E2		
R8	E1		
R9	E2		
R10	F2		
U1	F2		
U2	E1		
U3	C1		

DIAGRAM (1)
SLOT 3 of 3

A9 BD AY BURST NO. CONTROL 08111-66509 (OPT 001)



REF DESIG	GRID LOC	REF DESIG	GRID LOC
C1	D1	U4	B1
Q1	F2	U5	B2
R1	F2	U6	C2
R2	F1	U7	F1
R3	E1		
R4	F2		
R5	F2		
R6	E2		
R7	E2		
R8	E1		
R9	E2		
R10	F2		
U1	F2		
U2	E1		
U3	C1		

SERVICE BLOCK 6
BURST BOARD A3 [6]
BURST NO. CONTROL A9 [7]

THEORY OF OPERATION

General

Refer to Figure 8–6–1, in BURST mode, a preset number of cycles is output by the 8111A, this requires a store or CONTROL COUNTER for the set "BURST NO" and a BURST COUNTER which is loaded with the same number and then counted down (or decremented) by pulses from the VCO (A5) after commencement of the burst.

At the start of a burst sequence, following a trigger signal, the VCO is enabled and outputs cycles as in other modes, pulses (BURST CLOCK) are also fed back to the burst counter to decrement the count to one. A "BURST OFF" signal is produced after this condition is detected and this disables the VCO after completion of the final cycle. During this final cycle the burst counter is re-loaded with the burst number from the control counter.

Board A9, the Burst Number Control, has no significance in the actual burst sequence, it serves to interface the burst number data with the Display board and the rocker switches to A3, it will be described later.

OPERATION

The following operational description of the BURST BOARD A3 is in four sections:

1. The Control Counter
2. Loading the Burst Counter
3. Burst on
4. End of count down – Burst off

Figure 8–6–2 should be referred to as necessary to aid understanding of the descriptions.



Figure 8–6–1. Burst Block Diagram

1. The Control Counter

This consists of a four stage counter – three cascaded BCD counters U13, U14 and 15 for the "units, tens and hundreds" and a flip-flop U16A for the thousand. At instrument switch on the counter is preset to one (001 displayed when BURST NO buttons pressed) via a signal "PRESET" from the Control board. Operation of the BURST NO rocker switches causes the output of U9C to go high for each "push", the signal is debounced via U10D etc and input, via U6C, to the enabled control counter device. This is done by using the operated rocker switch output (via U6A, B or D) and/or a CARRY output signal to enable, via U4C (units), U10A (tens) or U11D (hundreds), the required counter stage. The output from U6C (control counter clock)will be disabled from clocking the stages (via U11C, B and A) if an unallowed count would result e.g. – if present displayed count is 1985 and the hundreds rocker switch is operated in the 'UP' mode, then only one increment – to 1995 – is possible since the next would be 2005 which is not allowed. The circuit comprising U8D, U9A and B and U10B etc. performs the counter status monitoring and prevents unalowed carry up or down action.

The normal carry up or down function is enabled by U10A, U11D and U4C, C7 and R8 ensure that the counter is set to 001 and not 000 when the "tens" or hundreds count is decremented from 010 or 100 respectively. U8C prevents a 000 setting of the counter by enabling a preset signal for the whole counter to be produced whenever the units switch is pressed to the down position at the 001 counter setting.

The output of U5B enables either an up or down count sequence, in a rocker switch "down" position U5B output is low for DN enable and an "up" position enables UP.

The oscillator is enabled and outputs a pulse train when a rocker switch is pressed either "up or down" for longer than the time constant determined by R3 and C2.

2. Loading the Burst Counter

This is done whenever the existing burst number is changed or a burst has been completed and the number needs to be reloaded for a further one. The Burst Counter contents are automatically decremented to zero during the cycle. Since there are two different loading/or reloading situations they will be separately described as:

2–1 Loading a new Burst Number

2–2 Reloading after burst completion

2–1 Loading a new Burst Number

The negative going edge of the Control Counter clock pulse triggers U21B (pin 9) and its Q output enables the load function of U17 (active low). Delay – R6, C5 and U2D, U22 generate the required clock pulse for U17 which then loads the "units data" into U17. The load enable signal for the "tens", "hundreds" and "thousands" data is U21B $\overline{Q}$.

2–2 Reloading after burst completion

At the end of a burst cycle, when the count has reached 001, the ONE DETECT circuit output (U22C pin 8) goes low and enables the LOAD of U17. On receipt of next positive going clock transition U17 will be reloaded with the units data.

The other counters are reloaded by a pulse via U21A after U20BQ changes from high to low at burst completion.



Figure 8–6–2. Burst Timing Diagram (Burst Number = 5)

3. Burst on

On receipt of an trigger signal the VCO (board A5) outputs a signal, this is fed to A6 for ECL to TTL conversion and then input as "BURST CLOCK" to A3U20 and U22C. If the Burst Counter is not set to 001 and no rocker switch is being operated, then U20B D-input is high and the first clock pulse will cause the Q output to go high. The signal BURST ON/OFF is fed back to the VCO and enables the free running mode of A5U1. Also, the burst clock signal now starts to decrement the counter via U22C.

4. End of count down – Burst off

The One Detector circuit output, U22C pin 8, is changed from its normal high to a low level when the stored burst count reaches one (001). Until this point, U22C pin 8 at high has maintain the BURST ON/OFF signal at high (Burst on). At the receipt of the next clock pulse, which initiales the last burst cycle, the level at U22C 'D' is transferred to the Q output so disabling burst via the VCO BURST ON input. This is illustrated by Figure 8–6–2.

BURST NUMBER CONTROL BOARD A9

OPERATION

The function of this board is to control the display of the burst number as set in the control counter of A3. It does this basically by counting the number of cycles output by the Display board DVM oscillator and disabling it when the number equals the set burst number. To help understand how this is achieved it is necessary to understand the basic theory of dual slope integration, and its application in the Display board operation, this is given in Service Block 5.

The timing diagram, Figure 8–6–3 should be referred to when reading the following explanation. The principle of operation is that the DVM IC integrator is first supplied with a fixed input (2.2 V) voltage to enable it to ramp up in the normal manner for 1000 cycles time period. The discharge phase is now started and the oscillator disabled via Q1 when the number of cycles output equals the burst count number.



Figure 8–6–3. Burst No. Display Timing Diagram

Since the oscillator has been disabled the normal "end of ramp down" detector circuit within the IC cannot be used (the digital control logic is effectively at standstill without a control clock) and an external circuit, U7B etc., is used instead. U7B functions as a Schmitt trigger and causes Q1 to be switched off, so renabling the oscillator, when the DVM IC integrator output (signal "INT") euqals the threshold level of about 0.1 V. The burst number is now displayed and the count and display sequence repeated as illustrated by Figure 8–6–3.

Devices U2A and B provide a divide by 4 function which is necessary since the DVM IC clock signal is normally divided by 4 internally and the burst number display counter must therefore be supplied with the same frequency.

TROUBLESHOOTING (A3 and A9)

For the purpose of troubleshooting, the complete burst circuitry can be considered as three functional sections:

1. Burst number setting circuitry (rocker switches, oscillator, control counter, carry/borrow logic).
2. Burst Counter, burst completion detection.
3. Burst number control (A9).

To isolate the faulty components the following general troubleshooting information links various possible fault conditions to the most likely cause:

If it is not possible to set the required burst number on the display and at the 8111A output by operating the appropriate rocker switches, then, a fault in the burst number setting circuitry of A3 is the most likely cause. If however, either the display or the output is wrong but not both, then a check on the operation of A3 Control Counter will assist in identifying the likely fault area. This is done by checking whether the outputs of U13 to U16 have the same decimal value as the display readout. If the values differ and the 8111A burst output is correct then suspect board A9, if they are identical but the output burst number is incorrect then the Burst Counter or completion detector are suspect.

Burst Counter

The correct operation of the Burst Counter can be verified with the following test procedure, refer to Figure 8–6–4 for the waveform and timing data.

1. Disconnect A3R10.
2. Set 8111A:

OPERATING MODE .....NORMAL
WAVEFORM .....Square
FREQUENCY RANGE .....100–1000 kHz
FREQUENCY (VERNIER) ..... 1000 kHz

3. Confirm that the waveforms and timing data as given in Figure 8–6–4 are correct. Use oscilloscope internal trigger on positive slope setting.



Figure 8–6–4. A3 Troubleshooting Data

Burst No. Control A9

The special "short" extender board should be used when troubleshooting A9, and A9R10 must be disconnected to leave A9Q1 open base. This enables "free run" operation of the Burst No. Control Counter.
Frequency and Duty/Width pushbuttons pressed.

The Schmitt triggers U7A and U7B can be checked for correct operation with the aid of Figure 8–6–5 waveforms.



Figure 8–6–5. Burst No. Control A9 Troubleshooting Waveforms

The Burst Number Display Counter operation can be checked with the following test procedure.

1. Connect U7 pin 4 to +5 V. Confirm that U7 pin 12 goes to +5 V.
2. Connect U7 pin 9 to +5 V. Confirm that U7 pin 7 goes to +5 V.
3. Check that the waveform and timing data as given in Figure 8–6–6 is correct . Use oscilloscope internal trigger on positive slope setting.

NOTE: The "spikes" (U6 pin 4 etc.) might need to be verified with the aid of a TTL probe if difficult to see on the oscilloscope screen.



Figure 8–6–6. Burst No. Display Counter Troubleshooting Data

DIAGRAM 6 (2)
Sht 1 of 3



DIAGRAM 6 (2)
Sht 2 of 3



DIAGRAM 6 (2)
SHT 3 of 3



BURST BOARD A3

6

DIAGRAM 7
Sht 1 of 2



DIAGRAM 7, SHT 2 OF 2

01)

NOTE: FOR TROUBLESHOOTING
DISCONNECT R10



BURST NUMBER DISPLAY–COUNTER

BURST NO. CONTROL A9 **7**

DIAGRAM 8(1) Sht 1 of 2

A5 BD AY VCO 08111-66505



REF DESIG	GRID LOC	REF DESIG	GRID LOC	REF DESIG	GRID LOC	REF DESIG	GRID LOC	REF DESIG
C1	F2	C17	E3	Q2	C1	R3	E2	R21
C2	F2	C18	F3	Q3	E2	R4	F2	R22
C3	F2	C20	C2	Q4	E1	R5	D1	R23
C4	F2	C21	C2	Q5	B4	R6	D2	R24
C5	G2	C22	C2	Q6	F2	R7	E2	R25
C6	G2	C24	H2	Q7	E2	R8	D1	R27
C7	G2	CR1	C2	Q8	F2	R9	E2	R28
C8	H2	CR2	D2	Q9	F2	R10	E1	R38
C10	H2	CR3	B4	Q10	G2	R11	E3	R39
C11	D3	CR4	D2	Q11	G2	R13	F3	R40
C13	G3	CR5	E3	Q12	G2	R14	G3	R41
C14	E3	CR6Ü	B3	Q13	G2	R15	D2	R42
C15	E3	L1	F2	R1	E2	R16	D2	R43
C16	E2	Q1	B2	R2	E2	R20	D3	R44

8

DIAGRAM 8(1) Sht 2 of 2



GRID LOC	REF DESIG	GRID LOC	REF DESIG	GRID LOC	REF DESIG	GRID LOC
1	R3	E2	R21	D3	R45	A3
2	R4	F2	R22	D3	R46	B2
1	R5	D1	R23	D3	R47	B2
4	R6	D2	R24	D3	R48	A4
2	R7	E2	R25	E3	R49	C2
2	R8	D1	R27	E3	R50	B1
2	R9	E2	R28	E3	R51	C2
2	R10	E1	R38	B2	R52	B1
2	R11	E3	R39	D3	R53	B1
2	R13	F3	R40	B3	R54	B1
2	R14	G3	R41	B3	R55	A1
2	R15	D2	R42	A3	R56	A2
2	R16	D2	R43	A3	R57	B2
2	R20	D3	R44	A3	R58	D2

REF DESIG	GRID LOC
R59	D2
R60	D2
R61	D2
R62	D2
R63	A2
R64	F2
R65	C1
R67	B4
R68	C1
R69	B4
R70	F1
R71	G1
R72	G2
R73	G1
R74	G1
R75	H2
R76	G3
R82	G3
R86	E1
R87	F1
R88	E1
R89	E2
R90	C1
R91	C1
R94	B2
R95	B4
R96	B3
TP1	F1
TP2	A2
TP3	C2
TP4	C2
TPGND	F1
U1	F2
U2	B2
U3	C2
U4	B4
U6	H3
U7	G3
U8	B3
U9	A3
U10	B3
U11	A2
U12	D2
U14	G4
U16	H4
U17	G4
VR2	D3

SERVICE BLOCK 7
VCO BOARD A5 7

THEORY OF OPERATION

General

The function of the VCO board is to generate the required signal frequency in accordance with either the 8111A front panel settings or an external control voltage. When TRIGGER mode is selected, the output signal repetition rate is controlled by the applied external frequency but the VCO board's operation is different depending on whether the 8111A is in waveform (sine, triangle or square) or pulse mode.

In TRIGGER/waveform function mode the VCO produces the waveform frequency, in accordance with the front panel settings but in TRIGGER/PULSE mode the board serves only as a Schmitt trigger/level shifter to shift the incoming trigger signal for compatibility with the trigger converter circuit of the Width board (A4).

The VCO frequency range is from 1 Hz to 20 MHz (with the capability to reduce to 0.1 Hz in VCO mode – see Table 3–2). The frequency is distributed over 7 decades (from 1 Hz to 10 MHz) and a top 10 – 20 MHz range.

An error detection circuit provides an output signal (in TRIGGER/waveform function mode) whenever an external trigger signal arrives before completion of the current cycle. Reference to Figure 8–7–1 shows that the VCO board comprises a main control IC–U1 and associated external signal and current sources. A range decoder enables selection of a suitable ramp capacitor and also influences, via reference voltages, the current source. A more detailed description of the board's operation will now be given, schematic 8 should be referred to together with the appropriate figures as required.

OPERATION

There are two operating modes for the VCO board – Free Running Mode which includes NORMAL and VCO operation and Triggered Mode which includes TRIGGER, GATE and BURST modes. Although the circuit operation is similar for both modes there are some slight differences which will be described after the general operational description.



Figure 8–7–1. Simplified VCO Board Block Diagram

In both modes the principle of operation is that a ramp capacitance (one or more of C4–C10) is charged up by I_{up} to the fixed upper threshold level of a Schmitt trigger (within U1) by switching Q6 on. At this point, Q6 is switched off and Q7 on so discharging the capacitance towards ground and also diverting I_{up} to ground until the lower Schmitt threshold is reached, the cycle is then repeated. The charge and discharge sequences are illustrated below:



The frequency depends on the two currents and the ramp capacitance. Duty cycle of the waveform is determined by the ratio of $T_{up}/(T_{up} + T_{dn})$ where T_{up} is the time taken to charge up to V_s and T_{dn} is the time taken to discharge to 0 V.

The difference between the two modes is that in Triggered mode an external trigger signal is required at U1 pin 1 to initiate a charge cycle. Also, the ramp capacitors are preset or changed to a voltage determined by the Start Phase potentiometer setting and therefore the charge or "ramp up" process commences from this level. The clamping is achieved via I_{upref} and the current mirror internal to U1 which produces 2 x $I_{up\ ref}$ and the required clamp voltage. A more detailed operational description of the main circuit blocks comprising the VCO board will now be given. Unless otherwise mentioned references are to Figure 8–7–1.

R-Network (R40–R45)

The reference voltage from the front panel FREQUENCY vernier is converted by the network to one of two possible values depending on the operative frequency range i.e. – 1 Hz – 9.99 MHz (decades) or 10–20 MHz (non-decades). The resulting voltage is then used to control U2A, Q1 current source.

Control Current Source (U2A, Q1)

This current source output I_C convertes the output voltage from the R-Network to a +15 V reference voltage (instead of ground referenced). U11 (see schematic 8) enables one of three resistive networks to be selected depending on which of the three indicated frequency range bands is operative. This will be explained in the Range Decoder and Ramp Capacitor section. The selected network limits Ic and therefore the voltage produced across R49/50 or R51 within one of three different ranges.

Duty Cycle Vernier

The output voltage from U2B is fed either via the Duty Cycle vernier potentiometer (used in an inverse mode) to the two constant current sources shown or, directly connected when fixed 50 % duty cycle or pulse mode is selected. Note: in pulse mode the duty cycle potentiometer is used to control pulse width and the trigger output signal from U1 has a fixed 50 % duty cycle.

Current Sources (Iup, Iupref, Idnref)

Current source U3B, Q3, Q4 etc. supplies the range capacitance charging current (I_{up}) via Q6 which is controlled by U1 SW-output. $I_{up\ ref}$ is sued as a reference by the current mirror of U1 to provide the start phase clamp voltage $I_{down\ ref}$ is used as a reference by U1 current mirror to enable the correct discharge or ramp down rate of the previously charged capacitance.

Transistors Q6 and Q7

Q6 is operated as a switch under the control of U1 to supply charging current to the ramp capacitors. Q7, whose operation is always complementary to Q6, serves to bipass current I_{up} to ground at the end of the ramp up period (I_{up} flows constantly).

Range Decoder and Range Capacitors 's (refer to (refer to schematic 8 and Figure 8–7–1)

The range data from A7 Control board is decoded by U14/U16 and used to enable the appropriate range capacitors. Also, depending on which of the three frequency bands (1 Hz – 1 MHz, 1 – 10 MHz or 10 – 20 MHz) is operative pre-limiting of control current Ic within one of three-ranges is done via U11, e.g. a frequency setting of 50 KHz is in band 1 of 1 Hz –

1 MHz, U11 will therefore select the frequency pre-ranging resistive network R55/R54.

The range capacitors are enabled by transistor switches Q8–Q13. C2 and C3 are always enabled and C4–C10 are sequentially enabled in an additive or summing sequence. For the two fastest frequency ranges only C2 and C3 are operative, the 10–20 MHz value being achieved by increasing the available ramp current. This is done by selecting the R56 network which results in maximum Ic and therefore maximum control voltage being available. For the 1–10 MHz range the Ic is reduced via R52/R53 network and therefore the ramp current is reduced. All other ranges use R54/R55 and have the same ramp current control voltage and ramp current limits. For the 0.1 – 1 MHz range C2, C3 and C4 are enabled, for 10–100 KHz C2, C3, C4 and C5 are enabled etc. The complete range capacitor selection data is given in Table 8–7–4. in the Troubleshooting section.

Schmitt Trigger Level Adjust

The two trigger levels are fixed at 0 V and +2 V for all frequency ranges except the two fastest when they are changed by switching in external resistors.

TROUBLESHOOTING

1. General Troubleshooting Information
2. Analogue Data
3. Digital Data

1. General Troubleshooting Information:

It is suggested that troubleshooting the VCO board is started at TP 1 since it is possible to confirm, by the presence of either a triangular waveform or a constant dc level as shown, that particular circuit components are operating correctly. For all operating modes of the 8111A except TRIGGER/PULSE the following details apply:

Modes

A. (free running) NORMAL, VCO (50 % DUTY CYCLE)



Waveshape at TP 2.

0 V and +2 V apply for frequencies between 1 Hz – 1000 KHz for frequencies 1 MHz – 20 MHz values are slightly changed,

b. (Triggered) TRIGGER, GATE, BURST

When there is no external trigger signal present the voltage at TP 1 should be fixed at between 0 and 2 V depending on the position of the START PHASE potentiometer.

-90^{o} start phase 0 V approx.
0^{o} start phase 1 V approx.
$+90^{o}$ start phase 2 V approx.

In TRIGGER/PULSE mode the VCO board works only as a Schmitt trigger/level shifter with the external trigger signal passing through U1 and being made compatible with circuitry on board A4. If the fault appears to originate from the VCO board then check that U1 pin 13 is clamped at TTL low since, if not,then the input trigger signal will not be transferred to U1 pin 21 (Trigger Out).

If the test condition for the triggered modes (B) is wrong then check whether current source U33, Q3, Q4 is operating correctly, if so and waveshape for mode A is correct then U1 is suspect. Ensure that problem is not with Q3 and that Q6, Q7 are not faulty before replacing U1.

If checks show that the correct test results at TP1 do not occur then the following faultfinding information should help to isolate the faulty component. The voltages given are referenced to ground unless otherwise stated.

2. Analogue Data:

① Referring to Figure 8–7–2. and Schematic 8, it can be seen that the voltage at TP2 comes from either the FREQUENCY potentiometer or, when in VCO mode, the EXT INPUT connector. When not in VCO mode, adjustment of the FREQUENCY vernier should produce the following values:

Vernier position:	CCW	CW
TP2 voltage:	< 1 V	> 10 V
or:	< 1 V	> 2 V (for 10–20 MHz range)

② The voltage at TP 3 is referenced to +15 V (TP4) and controls the current sources I_{up}, I_{upref} and $I_{down\ ref}$. Adjustment of the FREQUENCY/vernier should produce the values shown in Table 8–7–1.

Table 8–7–1. Test Voltages for Current Sources

	Vernier position		Applicable Ranges and Duty Cycle
	CCW	CW	
TP3 Voltage swing	–0.1 V	–1.4 V	(1 Hz–1 MHz Ranges, fixed 50 % DTY)
	–0.6 V	–7.8 V	(1 Hz–1 MHz Ranges, variable DTY)
	–0.26 V	–3.1 V	(1 Hz–10 MHz range) } fixed 50 % DTY
	–2.6 V	–6.4V	(10 – 20 MHz Range) } fixed 50 % DTY
The given values are referenced to +15 V (TP4). Tolerance: ± 10 %.			

IC Current Source

③ The current source converts the input voltage from either the FREQUENCY vernier or the EXT INPUT (in VCO mode). The voltage, which is referenced to ground, is converted to a new value referenced to +15 V. A check on the correct operation of the complete current source circuit of U2, Q1 etc. can be done by confirming the values given in Table 8–7–2.

Table 8–7–2. Voltage drops across Range resistors

Frequency Range	Selected R (Operative Resistors)	Freq. vern. pos.:	CCW	CW
1 Hz – 1 MHz	R54/55	voltage drop	0.45 V	5.5 V
1 – 10 MHz	R52/53		0.45 V	5.5 V
10 – 20 MHz	R56		0.45 V	1.1 V
Tolerance: 10 %		given values are for fixed 50 % DUTY CYCLE		

I_{up} Current Source

④ The I_{up} current may be checked by connecting a current meter between the collector of Q4 and ground (therefore routing I_{up} to ground). Set the 8111A to TRIGGER mode and fixed 50 % DUTY. Verify that Q6 is switched on and Q7 off.

Check, when the FREQUENCY vernier is adjusted, that the values are as in Table 8–7–3.

$I_{downref}$ Current Source

⑤ $I_{downref}$ can be measured (after removing U1 from its connector) by connecting a current meter between Q2 collector and ground. The values and test conditions for I_{down} are as given in Table 8–7–3 previously.

Variable Duty Cycle Display Current Source

⑥ The current source U4, Q5 etc. outputs a current which is proportional to I_{up}, the resulting voltage drop produced across A11R18 is then used to produce the displayed DUTY CYCLE percentage value. The circuit operation can be checked by setting the 8111A to fixed 50 % DUTY and checking the voltage at Q5 collector. The value should change as shown when the FREQUENCY vernier is adjusted:

Output Bias Control Current

⑦ This current, which controls the output amplifier of U1 is typically 2.5 mA and pin 17 of U1 must be at 0 V (virtual ground).

Table 8–7–3. I_{up} Values

	Vernier Position		Applicable Frequency Ranges
	CCW	CW	
Current	0.14 mA	1.9 mA	(1 Hz – 1 MHz Ranges)
	0.36 mA	4.3 mA	(1 MHz – 10 MHz Range)
	3.6 mA	8.9 mA	(10 MHz – 20 MHz Range)

Tolerance: ± 10 %.

Table 8–7–4.

	Vernier Position		Applicable Frequency Range
	CCW	CW	
Voltage at the collector of Q5:	70 mV	0.87 V	(1 Hz – 1 MHz Ranges)
	0.15 V	1.9 V	(1 MHz – 10 MHz Range)
	1.6 V	4.0 V	(10 MHz – 20 MHz Range)

Tolerance: ± 10 %.







Figure 8–7–2. Troubleshooting Test Points

3. Digital Data

If the fault appears to be related to range capacitor selection i.e. a digital data decoding problem then use Table 8–7–4 to verify that the appropriate devices are operating correctly.

The truth table of the other digital devices are given on schematic 8.

Table 8–7–5. Range Capacitor Selection Truth Table

Frequency Range	U14 pin No.										U16 pin No.			U17 pin No.		U16 pin No.	Selected Capacitors * (C2 and C3 are selected in all ranges)
	3	2	1	15	14	13	12	11	10	9	11	3	8	11	8	6	
10 – 20 MHz	0	0	0	0	1	1	1	1	1	1	0	0	0	0	0	0	*
1 – 10 MHz	0	0	1	1	0	1	1	1	1	1	0	0	0	0	0	0	*
0.1 – 1 MHz	0	1	0	1	1	0	1	1	1	1	0	0	0	0	0	1	C4
10 – 100 KHz	0	1	1	1	1	1	0	1	1	1	0	0	0	0	1	1	C4, C5
1 – 10 KHz	1	0	0	1	1	1	1	0	1	1	0	0	0	1	1	1	C4–C6
0.1 – 1 KHz	1	0	1	1	1	1	1	1	0	1	0	0	1	1	1	1	C4–C7
10 – 100 Hz	1	1	0	1	1	1	1	1	1	0	0	1	1	1	1	1	C4–C8
1 – 10 Hz	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	1	C4–C10

DIAGRAM 8(2)
SHT 1 & 3



DIAGRAM 8(2)
Sht 2 of 3



DIAGRAM 8 (2 SHT 3 of 3)



VCO BOARD A5 **8**

DIAGRAM 9(1) Sht 1 of 2

A4 BD AY WIDTH 08111-66504



REF DESIG	GRID LOC	REF DESIG	GRID LOC	REF DESIG	GRID LOC	REF DESIG	GRID LOC	REF DESIG	GRID LOC
C1	C1	C16	G2	L1	D2	R2	D1	R18	B2
C2	C1	C17	H4	Q1	C2	R3	D3	R19	B2
C3	C1	C18	F3	Q2	D2	R4	D2	R20	B3
C4	C1	C19	G3	Q3	C2	R5	D3	R21	D1
C5	B2	C21	C3	Q4	C3	R6	D3	R22	D2
C6	B2	C22	E3	Q5	C2	R7	D3	R25	D2
C7	A2	CR2	D2	Q6	B2	R8	C3	R26	E2
C8	C2	CR3	G2	Q7	B2	R9	C2	R27	E2
C9	G2	CR4	H3	Q8	B2	R10	C2	R31	E1
C10	E2	CR5	H3	Q9	B2	R12	D3	R32	H2
C11	F2	CR8	F3	Q10	D2	R13	C1	R33	F1
C12	H2	CR9	H3	Q11	D2	R14	C2	R34	F1
C13	C3	CR10	G3	Q14	E1	R15	C2	R35	F1
C14	C3	CR11	F2	Q15	F3	R16	B2	R36	G2
C15	D1	CR12	C1	R1	D1	R17	B2	R37	G2

9

DIAGRAM 9(1) Sht 2 of 2



G	GRID LOC	REF DESIG	GRID LOC	REF DESIG	GRID LOC	REF DESIG	GRID LOC
	D2	R2	D1	R18	B2	R39	G3
	C2	R3	D3	R19	B2	R40	H3
	D2	R4	D2	R20	B3	R41	G1
	C2	R5	D3	R21	D1	R42	H3
	C3	R6	D3	R22	D2	R43	H3
	C2	R7	D3	R25	D2	R44	H3
	B2	R8	C3	R26	E2	R45	G3
	B2	R9	C2	R27	E2	R47	G3
	B2	R10	C2	R31	E1	R55	F2
	B2	R12	D3	R32	H2	R57	F2
	D2	R13	C1	R33	F1	R60	H3
	D2	R14	C2	R34	F1	R62	H3
	E1	R15	C2	R35	F1	R63	E3
	F3	R16	B2	R36	G2	TP1	C1
	D1	R17	B2	R37	G2	TP2	E1

REF DESIG	GRID LOC
TP3	G2
TP4	G3
U1	G2
U2	G3
U3	B3
U4	A3
U5	B4
U6	E2
U7	F2
U8	G3
VR1	D2
VR2	H3

SERVICE BLOCK 8
WIDTH GENERATOR A4 9

THEORY OF OPERATION

General

The function of the width generator (applicable only in pulse mode) is to provide an output pulse of known, predetermined width in accordance with the 8111A front panel settings.

The Width board (A4) includes the circuitry to do this and also a width error detector/display driver.

The width range, as stated in the Specifications Table, is from 25 ns to 100 ms, this is divided into seven ranges the fastest being 25 ns to 100 ns and then reducing in decade steps from 100–1000 ns to the slowest, 10 ms – 100 ms.

A block diagram of the main sections of the board is shown in Figure 8–8–1, these are: a current source and associated control devices, a set of range capacitors, a range data decoder and associated capacitor selection devices, a Schmitt trigger, a trigger signal converter and and error detector/display driver.

Reference to schematic 9 should be made when reading the following operational description.

OPERATION

The basic operation of the width generator is as follows: A trigger signal (WIDTH TRIGGER) produced either by the VCO or an external source and routed via A6 Shaper, is input to A4.

This sets the Schmitt trigger which then causes the width output signal to go high and enables a constant current to charge up a range capacitor. When the capacitor (or ramp) voltage reaches the Schmitt trigger threshold the width output signal is "reset": – width cycle completed. The capacitor is rapidly discharged and the overall circuit is now ready to receive the next trigger signal from A5.

If, prior to completion of the width cycle the next trigger signal should arrive an error signal will be generated. A more detailed description of the operation of the individual functional "blocks" of the overall circuit will now be given.



Figure 8–8–1. Simplified Width Board Block Diagram

Current Source

Figure 8–8–2 shows a simplified diagram of the current source.

The front panel mounted width vernier controls the output voltage of U2A, CCW or zero resistance for highest output voltage/fastest value and vice-versa for CW. The adjustable range of output values is dependent on the two reference voltages –5.2 V and –4.16 V. In the fastest width range (25 ns – 100 ns), "switch" S2 is open, so the adjustable range is dependent only on the –5.2 V reference voltage.

The output voltage of U2A together with R41 + R39 controls the current supplied to the range capacitors except when in the fastest range, here S1 is closed to increase the current by a factor of 10 (compared to that required for the other ranges) and therefore achieving faster ramp times. "Switch" functions S1 and S2 as shown in the figure are provided by U1B and U2B together with associated peripheral components. In all ranges except the fastest S2 is closed and S1 open.



Figure 8–8–2. Simplified Current Source Circuit

Width Range Decoder and Capacitors

Range data, from the front panel switch via board A7, is decoded by the 3–8 decoder U5 (see Figure 8–8–3) to enable either one of the five capacitors C3–C7 plus C1, C2 or only C1, C2. C1, C2 are in fact permanently switched in and are used either as a stand-alone pair for the two fastest width ranges or combined with any of the other five capacitors for all other ranges. The capacitor select/enable transistors Q5–Q9 are operated in both the forward and reverse modes to enable current to flow to charge and also discharge the capacitors.



Figure 8–8–3. Simplified Width Range Selector Diagram

Error Detector Circuit

Reference to schematic 9 shows that the width trigger input signal is connected to the clock input of U7A (D type flip-flop) and the width output signal to the D input. A positive going edge at the clock input will cause the data at the D input to be transferred to the Q output, i.e. if D is still high (width signal not completed) when a trigger signal arrives an error signal is produced. A timing diagram to illustrate the error detection process is shown in Figure 8–8–4.



Figure 8–8–4. Error Detection Timing Diagram

Comparator U8 lengthens the output pulse of the monostable U7B and provides a signal suitable for driving the ERROR LED.

Schmitt Trigger

Reference to schematic 9 shows that the Schmitt trigger circuit comprises a differential amplifier with feedback- Q1, Q2 etc. and an emitter follower Q3, Q4.

In the non-active state Q1 conducts and Q2 is turned off. The output voltage of the range capacitors' common connection is clamped at −7.4 V via the emitter follower Q3, Q4. CR2 is biased on and provides base current for Q1 and quiescent current for Q4.

On receipt of a positive trigger pulse, Q2 turns on and switches Q1 off allowing the width output signal to go "high" or active.

The potential at the base of Q4 increases, CR2 is biased off and Q4 is therefore turned off. A charging current is now allowed to flow through the selected range capacitor until the threshold level of the Schmitt trigger is reached. Q1 is then turned on which switches Q2 off and the width output signal goes "low" or off.

The ramp capacitor voltage is discharged to −7.4 V via emitter follower Q4.

Trigger Converter

Refer to schematic 9, the trigger converter generates a 12 ns output pulse (at U6A output) on the positive going edge of the VCO derived input signal. The pulse length is derived from the propagation delay of R27/C10 and the ECL NOR gate U6A. This pulse is then used to set the Schmitt trigger.

TROUBLESHOOTING

When troubleshooting the width board set the 8111A Waveform to Pulse Mode.

Referring to Figure 8–8–5, check the conditions at the following test points, this assists in isolating the fault.

① The voltage at TP3 is used to control the current source. It should vary by turning the width vernier as follows:

CW		CCW
from 0.7 V	to	9.8 V
or 0.7 V	to	3.9 V in 25 ns–100 ns Range

② The voltage drop across R31 indicates the current supplied by the current source. Depending on the width vernier position it should vary as follows:

CW		CCW
from 50 mV	to	650 mV
or 0.5 V	to	2.6 V in 25 ns–100 ns Range

③ ④ ⑤ and ⑥ see below :



Figure 8–8–5. Width Troubleshooting Diagram

For checking standby conditions of the width board it is recommended that the 8111A be set to a non-pulse waveform. Should the fault appear to be in the WIDTH RANGE SELECTOR section, U5 outputs can be checked against the truth Table 8–8–1.

Table 8–8–1. Range Decoder (U5) Truth Table

Width Range	Range Data (U5 Inputs)			Range Data (U5 Outputs)						Selected Capacitor
	C pin 3	B pin 2	A pin 1	Y_0 pin 15	Y_1 pin 14	Y_2 pin 13	Y_3 pin 12	Y_4 pin 11	Y_6 pin 9	
10 ms – 100 ms	0	0	0	0	1	1	1	1	1	C7
1 ms – 10 ms	0	0	1	1	0	1	1	1	1	C6
100 µs – 1 ms	0	1	0	1	1	0	1	1	1	C5
10 µs – 100 µs	0	1	1	1	1	1	0	1	1	C4
1 µs – 10 µs	1	0	0	1	1	1	1	0	1	C3
100 ns – 1 µs	1	0	1	1	1	1	1	1	1	–
25 ns – 100 ns	1	1	0	1	1	1	1	1	0	–

DIAGRAM 9(2)
Sht 3 of 3



DIAGRAM 9(2). SHT 2 of 3

Y WIDTH GENERATOR 08111-66504



DIAGRAM 9(2) Sht 3 of 3



WIDTH GENERATOR A4

9

DIAGRAM 10(1) Sht 1 of 2

A6 BD AY SHAPER 08111-66506



REF DESIG	GRID LOC	REF DESIG	GRID LOC	REF DESIG	GRID LOC	REF DESIG	GRID LOC	REF DESIG	GRID LOC
C1	D3	C16	C3	R3	D3	R18	B2	R33	D1
C2	C3	C17	B2	R4	C3	R19	B2	R34	C1
C3	C2	CR1	G3	R5	C3	R20	B2	R35	D1
C4	C2	CR2	G3	R6	D3	R21	B3	R36	C1
C5	B2	CR3	G3	R7	C3	R22	B1	R37	G3
C6	C2	CR4	D3	R8	D2	R23	C2	R38	G3
C7	H3	L1	H2	R9	D2	R24	E3	R39	E3
C8	F2	Q2	B3	R10	D2	R25	C2	R40	E3
C9	E2	Q4	F3	R11	D2	R26	D2	R41	E2
C10	G2	Q5	E2	R12	D2	R27	A2	R42	E2
C11	G2	Q1A	B2	R13	D2	R28	C2	R43	E2
C12	F3	Q1B	B2	R14	E1	R29	C2	R44	F3
C13	C1	R1	F3	R15	F1	R30	C2	R45	E3
C14	B3	R2	D3	R16	F1	R31	D2	R46	F3
C15	B3	R3	D3	R17	B2	R32	D2	R47	G3

DIAGRAM 10(1) Sht 2 of 2

B C D E F G H

SHAPER 08111-66506



VIEWED FROM TOP Q5

VIEWED FROM TOP
Q1A, Q1B, Q2, Q4

MOUNTED ON BOARD
UNDERSIDE

1 2 3 4 5

GRID LOC	REF DESIG	GRID LOC	REF DESIG	GRID LOC	REF DESIG	GRID LOC	REF DESIG	GRID LOC
C3	R3	D3	R18	B2	R33	D1	R48	B2
B2	R4	C3	R19	B2	R34	C1	U1	F2
G3	R5	C3	R20	B2	R35	D1	U3	F2
G3	R6	D3	R21	B3	R36	C1	U4	G2
G3	R7	C3	R22	B1	R37	G3	VR1	D3
D3	R8	D2	R23	C2	R38	G3		
H2	R9	D2	R24	E3	R39	E3		
B3	R10	D2	R25	C2	R40	E3		
F3	R11	D2	R26	D2	R41	E2		
E2	R12	D2	R27	A2	R42	E2		
B2	R13	D2	R28	C2	R43	E2		
B2	R14	E1	R29	C2	R44	F3		
F3	R15	F1	R30	C2	R45	E3		
D3	R16	F1	R31	D2	R46	F3		
D3	R17	B2	R32	D2	R47	G3		

SERVICE BLOCK 9
SHAPER BOARD A6 10

THEORY OF OPERATION

General

The function of the Shaper board is to process the input signal delivered by either the VCO (A5) if in function mode or Width board (A4) if in pulse mode. Its main operational features include triangle to sinewave conversion and a pulse transition time speed up circuit. This is operative for both pulse and square waveforms.

Additional features of the Shaper are a 1:10 attenuation stage for all output signals controlled by a simple external reference voltage (potentiometer), a level shifter enabling positive and negative offset output signals and a normal/complement switching facility.

The OUTPUT signal from A6 is fed to the Output board (A8) and the TRIGGER OUTPUT goes directly to the front panel connector.

OPERATION

The most significant part of the board is the IC-U2 which performs the signal shaping and conversion functions. A simplified diagram of the board is shown in Figure 8–9–1 and this clearly illustrates the significance of U2. The various IC capabilities are enabled by control inputs, these include the two mode select pins which enable either linear preamplifier mode (for triangular waveforms), triangle to sine conversion of fast pulse. This last mode requires the application of an EECL (Emitter Emitter Coupled Logic) level input signal whereas the "triangle and sine" modes require the application of normal and complement triangular waveforms. Additional control inputs enable NORM/COMPLEMENT control (Pin 15) and POS/SYMMETRICAL/NEG (pins 10 and 11) biasing.

Apart from U1 and its input, biasing and adjustment components, the two remaining significant circuit elements comprising the board are the input stage for square or pulse operation – U3, Q4, Q5, etc. – and the output or "current mirror" stage.

Square/Pulse Input Stage

Either the TRIGGER IN or the WIDTH IN signal is selected, selection depends on U1B and U3B (WIDTH DISABLE) pin 11 status. Q4 converts the incoming trigger signal to an ECL level and Q5 changes this to the special EECL levels (–0.6 V for "low" and 0 V for "high"). The TRIGGER OUTPUT signal is derived from Q4 emitter, and converted from ECL to TTL by A6 U4.



Figure 8–9–1. Simplified Shaper Board Block Diagram

Output Stage (Current Mirror) or)

The output waveforms from U2 comprise differential current stages, by summing these with a "current mirror", undesirable offset effects are reduced to zero and a doubling of the available output signal amplitude is achieved. The operating principle is shown in Figure 8–9–2, the Current mirror performs a current inversion (without this the summing would result in a zero output) and in effect produces an output current which is a true "reflection" of its input current provided that Q1A and Q1B are a matched pair.

By summing the differential output currents, the quiescent currents I_q and their effect is eliminated.



Figure 8–9–2. Current Mirror Operating Principle

TROUBLESHOOTING

General

As a first step confirm that the problem is in fact at the Shaper board by ensuring that the required input signals as shown in Figure 8–9–3 are present.

Once these conditions are confirmed check that the appropriate adjustment potentiometer is not open or short circuited since this type of fault can cause a failure condition which appears to come from U2.

If maximum signal amplitude is not obtainable check that the voltage across VR1 is at least +5.12 V. The output amplitude level from A6 for all waveforms should be approximately 500 mV_{pp} when the front panel AMPLITUDE vernier is fully CW.

Current Mirror

To confirm correct operation check that the signal levels at Q1A and A1B emitters are the same (the transistors are a matched pair).

Signal Output in Pulse or Square Waveform

If a fault is seen only when in pulse or squarewave then check that the logic conditions of gates U3A, B, C and D is in accordance with Table 8–9–1. These levels are ECL and can be checked with an ECL probe.



Figure 8–9–3. Input Signals

Waveform and Output Mode Selection

The various control signal logic levels input to IC U2 can be checked against Tables 8–9–2 and 8–9–3. The logic levels in the tables are all TTL.

Table 8–9–1. Waveform and Output Mode Selection

8111A Setting	U3/5 R11	U3/14	U3/6	U1B/4 → 3
~ ~	H	L	H	non conducting
⊓	H	L	L	conducting
⊓	L	H	H	conducting

Table 8–9–2.

8111A	U2/23	U2/22
~	L	L
~	L	H
⊓ ⊓	H	H

Table 8–9–3.

8111A Setting	U2/15
NORMAL, POS or SYM	L
NORMAL, NEG	H
COMPL, NEG	L
COMPL, POS or SYM	H

DIAGRAM 10 (2) Sht 1 of 2



DIAGRAM 10(2) Sht 2 of 2



SHAPER BOARD A6 **10**

DIAGRAM 11 (1) Sht 1 of 2

A8 BD AY OUTPUT 08111-66508



REF DESIG	GRID LOC	REF DESIG	GRID LOC	REF DESIG	GRID LOC	REF DESIG	GRID LOC	REF DESIG
C1	C2	C16	E2	CR3	D1	Q8	E2	R14
C2	B2	C17	E3	CR4	D3	Q9	E2	R15
C3	A2	C18	H2	CR5	F2	Q10	F1	R16
C4	B3	C19	H3	CR6	F2	Q11	F3	R18
C5	B2	C20	F2	K1	B3	Q12	F1	R19
C6	C1	C21	B2	K2	B2	Q13	F3	R20
C7	C3	C22	B3	K3	C2	Q16	B2	R21
C8	C2	C23	C2	L1	C2	R1	B3	R22
C9	C3	C24	G2	Q1	C1	R2	B3	R23
C10	D2	C25	G3	Q2	C3	R3	B3	R24
C11	D2	C26	B2	Q3	D2	R7	C2	R25
C12	D1	C27	E3	Q4	D4	R10	C2	R26
C13	D3	C28	D2	Q5	E2	R11	C2	R27
C14	E2	CR1	C2	Q6	E3	R12	D2	R29
C15	D2	CR2	C2	Q7	E2	R13	C2	R30

11

DIAGRAM 11(1) Sht 2 of 2



GRID LOC	REF DESIG	GRID LOC	REF DESIG	GRID LOC	REF DESIG	GRID LOC
D1	Q8	E2	R14	C1	R31	D3
D3	Q9	E2	R15	C2	R32	D2
F2	Q10	F1	R16	C2	R33	D2
F2	Q11	F3	R18	C2	R34	D1
B3	Q12	F1	R19	C2	R35	E1
B2	Q13	F3	R20	C2	R36	E2
C2	Q16	B2	R21	C2	R37	E3
C2	R1	B3	R22	D2	R38	D3
C1	R2	B3	R23	D2	R39	D3
C3	R3	B3	R24	D1	R40	F2
D2	R7	C2	R25	D1	R41	F3
D4	R10	C2	R26	D3	R42	F2
E2	R11	C2	R27	D3	R43	F2
E3	R12	D2	R29	D2	R44	F2
E2	R13	C2	R30	D2	R45	F2

REF DESIG	GRID LOC
R46	F2
R47	F2
R48	G2
R49	G3
R50	G2
R51	G2
R52	G2
R53	G3
R54	G4
R55	A2
U1	B2
U2	B2
VR1	D2
VR2	D3
VR3	B2
W1	D3
W2	E3

SERVICE BLOCK 10
OUTPUT BOARD A8 11

THEORY OF OPERATION

General

The main functions of the Output board are to amplify the signal derived from the Shaper (A6) and add (or subtract) the required offset voltage as set by the front panel vernier. In addition, 20 dB of attenuation can be applied to the signal (if – 20 dB pushbutton pressed) by a passive attenuator. The output signal from A8 is fed to the Upper Switch board (A11) where it is either further attenuated (40 dB) or output directly to the front panel socket.

The main feature of board A8 is the actual output amplifier, this is in principle an inverting operational amplifier and is shown in simplified form in Figure 8–10–1. The voltage gain, as can be seen in the figure, is determined by Rin and Rfb, Av = Rfb/Rin. The main amplifier (or HF AMP) has offset voltages and currents which have to be compensated for. This is achieved by U1 and U2. U1 compares the voltage at the inverting input of HF AMP with ground and maintains it at zero difference by supplying a current through Rc and therefore ensuring a "virtual ground". U2 detects any undesired offset voltage at HF AMP output via the feedback network RinxV/RfbXV and compensates it via the non-inverting input.

The offset Input (derived via the offset vernier and fixed 20 dB attenuator as required) is added to the HF AMP output via R offs and U2 etc.

As can be seen from Figure 8–10–2, the HF Amplifier can be considered as three stages – Input, Voltage Gain and Output. The operation of these will now be described:

Input Stage

The input signal (I/P–) is amplified by Q1, Q2 (common base amplifiers), CR1 and CR2 provide the required bias voltages. The offset signal (I/P+) is applied between CR1 and CR2, which ensures a constant reference point. The output signals, produced across R24, R27, are applied to the bases of Q3 and Q4.

Voltage Gain Stage

Transistors Q3, Q4 (operating as emitter follower) drive Q5 and Q6 respectively to provide the actual voltage amplification.

Output Stage

The emitter followers Q10, Q12 and Q11, Q13 decouple the low output impedance of R out from the voltage gain stage.



Figure 8–10–1. Simplified Output Amplifier



Figure 8–10–2. HF Amplifier Simplified Diagram

TROUBLESHOOTING

CAUTION

Do not operate without heat sinks on board A8. If replacement of one of the transistors Q5–Q13 is necessary, first remove all heat sink securing screws, then plate or bracket and finally, if necessary, the transistor adaptors. Do not attempt to remove a complete heat-sink assembly i.e. plate and transistor adaptors together since damage to transistors will be likely.

The troubleshooting information is given in two sections, first for the HF AMP and then the Offset Control.

HF Amplifier

The following hints will help to isolate a fault in the 8111A output amplifier.

The voltages, shown on Service sheet 11 in blue, should be measured by a DVM with the low terminal connected to ground.
The following test conditions are required:

A6 Shaper board disconnected from connector
20 dB AMPL-ATTENUATOR pushbutton pressed
Offset Vernier set to 0 V

If the voltage between CR1 and CR2 (②) is fully neagtive (approx. –15 V) check Q2, Q4 and Q6. If it is fully positive (approx. +15 V) check Q1, Q3 and Q5. If Q10/Q11 or Q12/Q13 fail (emitter/collector short circuit) the 8111A regulated power supply rails will switch off. If it is necessary to replace any of the output stage transistors Q8–Q13, check that CR5 and CR6 are not defective.

Distorted Leading and Trailing Edges

If the output from A8 in pulse or square wave has distorted leading or trailing edges, and the input signal from A6 is undistorted, then make the following test:

Set the 8111A to high output amplitude (16 V, Symmetrical)

If the leading edge is distorted, check Q3 and Q5.

If the trailing edge is distorted, check Q4 and Q6.

Offset Control

The offset of the 8111A output signal depends on the current through R7.

① The offset control voltage at the offset input of A8 varies: from –0.9 V for + 8 V offset at the 8111A output to +0.9 V for –8 V offset at the 8111A output.



Figure 8–10–4 Offset Control.

Figure 8–10–3. Offset Control

② Due to high internal gain of the HF-AMP, the voltage at its non-inverting input varies by only approximately 4 mV about 0 V over the whole offset range. If the voltage is at either the maximum positive or negative rail value (± 15 V) then, either U2 or the HF amplifier is defective.

An offset error or failure can also be caused by a fault at U1.

DIAGRAM 11 (2) Sht 1 of 3



DIAGRAM 11(2) Sht 2 of 3



DIAGRAM 11(2) Sht 3 of 3



OUTPUT BOARD A8

11